Searched refs:APBC_KPC (Results 1 - 9 of 9) sorted by relevance

/linux-4.4.14/arch/arm/mach-mmp/
H A Dclock-pxa910.c27 #define APBC_KPC APBC_REG(0x030) macro
H A Dclock-pxa168.c25 #define APBC_KPC APBC_REG(0x030) macro
H A Dclock-mmp2.c21 #define APBC_KPC APBC_REG(0x018) macro
/linux-4.4.14/drivers/clk/mmp/
H A Dclk-of-pxa168.c27 #define APBC_KPC 0x30 macro
146 {PXA168_CLK_KPC, "kpc_clk", "clk32", CLK_SET_RATE_PARENT, APBC_KPC, 0x3, 0x3, 0x0, MMP_CLK_GATE_NEED_DELAY, NULL},
H A Dclk-of-pxa910.c27 #define APBC_KPC 0x18 macro
144 {PXA910_CLK_KPC, "kpc_clk", "clk32", CLK_SET_RATE_PARENT, APBC_KPC, 0x3, 0x3, 0x0, MMP_CLK_GATE_NEED_DELAY, NULL},
H A Dclk-pxa168.c26 #define APBC_KPC 0x30 macro
179 apbc_base + APBC_KPC, 10, 0, &clk_lock); pxa168_clk_init()
H A Dclk-pxa910.c26 #define APBC_KPC 0x18 macro
184 apbc_base + APBC_KPC, 10, 0, &clk_lock); pxa910_clk_init()
H A Dclk-mmp2.c31 #define APBC_KPC 0x18 macro
226 apbc_base + APBC_KPC, 10, 0, &clk_lock); mmp2_clk_init()
H A Dclk-of-mmp2.c32 #define APBC_KPC 0x18 macro
161 {MMP2_CLK_KPC, "kpc_clk", "clk32", CLK_SET_RATE_PARENT, APBC_KPC, 0x7, 0x3, 0x0, MMP_CLK_GATE_NEED_DELAY, &reset_lock},

Completed in 84 milliseconds