Home
last modified time | relevance | path

Searched refs:xgene_enet_wr_csr (Results 1 – 3 of 3) sorted by relevance

/linux-4.1.27/drivers/net/ethernet/apm/xgene/
Dxgene_enet_sgmac.c25 static void xgene_enet_wr_csr(struct xgene_enet_pdata *p, u32 offset, u32 val) in xgene_enet_wr_csr() function
254 xgene_enet_wr_csr(p, ENET_SPARE_CFG_REG_ADDR, data); in xgene_sgmac_init()
260 xgene_enet_wr_csr(p, DEBUG_REG_ADDR, data); in xgene_sgmac_init()
270 xgene_enet_wr_csr(p, RSIF_CONFIG_REG_ADDR, data); in xgene_sgmac_init()
273 xgene_enet_wr_csr(p, RSIF_RAM_DBG_REG0_ADDR, 0); in xgene_sgmac_init()
276 xgene_enet_wr_csr(p, CFG_LINK_AGGR_RESUME_0_ADDR + offset, TX_PORT0); in xgene_sgmac_init()
277 xgene_enet_wr_csr(p, CFG_BYPASS_ADDR, RESUME_TX); in xgene_sgmac_init()
278 xgene_enet_wr_csr(p, SG_RX_DV_GATE_REG_0_ADDR + offset, RESUME_RX0); in xgene_sgmac_init()
337 xgene_enet_wr_csr(p, CLE_BYPASS_REG0_0_ADDR + offset, data); in xgene_enet_cle_bypass()
341 xgene_enet_wr_csr(p, CLE_BYPASS_REG1_0_ADDR + offset, data); in xgene_enet_cle_bypass()
Dxgene_enet_xgmac.c25 static void xgene_enet_wr_csr(struct xgene_enet_pdata *pdata, in xgene_enet_wr_csr() function
213 xgene_enet_wr_csr(pdata, XG_RSIF_CONFIG_REG_ADDR, data); in xgene_xgmac_init()
215 xgene_enet_wr_csr(pdata, XG_CFG_BYPASS_ADDR, RESUME_TX); in xgene_xgmac_init()
216 xgene_enet_wr_csr(pdata, XGENET_RX_DV_GATE_REG_0_ADDR, 0); in xgene_xgmac_init()
219 xgene_enet_wr_csr(pdata, XG_ENET_SPARE_CFG_REG_ADDR, data); in xgene_xgmac_init()
220 xgene_enet_wr_csr(pdata, XG_ENET_SPARE_CFG_REG_1_ADDR, 0x82); in xgene_xgmac_init()
278 xgene_enet_wr_csr(pdata, XCLE_BYPASS_REG0_ADDR, cb); in xgene_enet_xgcle_bypass()
284 xgene_enet_wr_csr(pdata, XCLE_BYPASS_REG1_ADDR, cb); in xgene_enet_xgcle_bypass()
Dxgene_enet_hw.c220 static void xgene_enet_wr_csr(struct xgene_enet_pdata *pdata, in xgene_enet_wr_csr() function
478 xgene_enet_wr_csr(pdata, DEBUG_REG_ADDR, value); in xgene_gmac_init()
496 xgene_enet_wr_csr(pdata, RSIF_CONFIG_REG_ADDR, value); in xgene_gmac_init()
499 xgene_enet_wr_csr(pdata, RSIF_RAM_DBG_REG0_ADDR, 0); in xgene_gmac_init()
500 xgene_enet_wr_csr(pdata, RGMII_REG_0_ADDR, rgmii); in xgene_gmac_init()
503 xgene_enet_wr_csr(pdata, CFG_LINK_AGGR_RESUME_0_ADDR, TX_PORT0); in xgene_gmac_init()
514 xgene_enet_wr_csr(pdata, CFG_BYPASS_ADDR, RESUME_TX); in xgene_gmac_init()
538 xgene_enet_wr_csr(pdata, CLE_BYPASS_REG0_0_ADDR, cb); in xgene_enet_cle_bypass()
543 xgene_enet_wr_csr(pdata, CLE_BYPASS_REG1_0_ADDR, cb); in xgene_enet_cle_bypass()