Home
last modified time | relevance | path

Searched refs:uart_parents (Results 1 – 2 of 2) sorted by relevance

/linux-4.1.27/drivers/clk/spear/
Dspear1310_clock.c379 static const char *uart_parents[] = { "ras_apb_clk", "gen_syn3_clk", }; variable
953 clk = clk_register_mux(NULL, "uart1_mclk", uart_parents, in spear1310_clk_init()
954 ARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT, in spear1310_clk_init()
964 clk = clk_register_mux(NULL, "uart2_mclk", uart_parents, in spear1310_clk_init()
965 ARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT, in spear1310_clk_init()
975 clk = clk_register_mux(NULL, "uart3_mclk", uart_parents, in spear1310_clk_init()
976 ARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT, in spear1310_clk_init()
986 clk = clk_register_mux(NULL, "uart4_mclk", uart_parents, in spear1310_clk_init()
987 ARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT, in spear1310_clk_init()
997 clk = clk_register_mux(NULL, "uart5_mclk", uart_parents, in spear1310_clk_init()
[all …]
Dspear6xx_clock.c102 static const char *uart_parents[] = { "pll3_clk", "uart_syn_gclk", }; variable
171 clk = clk_register_mux(NULL, "uart_mclk", uart_parents, in spear6xx_clk_init()
172 ARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT, in spear6xx_clk_init()