Searched refs:uart3_mux (Results 1 - 4 of 4) sorted by relevance

/linux-4.1.27/drivers/clk/mmp/
H A Dclk-mmp2.c283 clk = clk_register_mux(NULL, "uart3_mux", uart_parent, mmp2_clk_init()
290 clk = mmp_clk_register_apbc("uart3", "uart3_mux", mmp2_clk_init()
H A Dclk-of-mmp2.c143 {0, "uart3_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART3, 4, 3, 0, &uart2_lock},
168 {MMP2_CLK_UART3, "uart3_clk", "uart3_mux", CLK_SET_RATE_PARENT, APBC_UART3, 0x7, 0x3, 0x0, 0, &uart2_lock},
/linux-4.1.27/drivers/clk/hisilicon/
H A Dclk-hi3620.c115 { HI3620_UART3_MUX, "uart3_mux", uart3_mux_p, ARRAY_SIZE(uart3_mux_p), CLK_SET_RATE_PARENT, 0x100, 10, 1, CLK_MUX_HIWORD_MASK, },
191 { HI3620_UARTCLK3, "uartclk3", "uart3_mux", CLK_SET_RATE_PARENT, 0x40, 19, 0, },
/linux-4.1.27/drivers/pinctrl/
H A Dpinctrl-adi2-bf54x.c332 static const unsigned short uart3_mux[] = { variable
488 ADI_PIN_GROUP("uart3grp", uart3_pins, uart3_mux),

Completed in 99 milliseconds