Searched refs:post_div_table (Results 1 – 3 of 3) sorted by relevance
/linux-4.1.27/arch/arm/mach-imx/ |
D | clk-imx6q.c | 102 static struct clk_div_table post_div_table[] = { variable 145 post_div_table[1].div = 1; in imx6q_clocks_init() 146 post_div_table[2].div = 1; in imx6q_clocks_init() 256 …post_div", "pll4_audio", CLK_SET_RATE_PARENT, base + 0x70, 19, 2, 0, post_div_table, &imx_ccm_lock… in imx6q_clocks_init() 258 …post_div", "pll5_video", CLK_SET_RATE_PARENT, base + 0xa0, 19, 2, 0, post_div_table, &imx_ccm_lock… in imx6q_clocks_init()
|
D | clk-imx6sl.c | 83 static struct clk_div_table post_div_table[] = { variable 265 …v", "pll4_audio", CLK_SET_RATE_PARENT, base + 0x70, 19, 2, 0, post_div_table, &imx_ccm_lock… in imx6sl_clocks_init() 267 …v", "pll5_video", CLK_SET_RATE_PARENT, base + 0xa0, 19, 2, 0, post_div_table, &imx_ccm_lock… in imx6sl_clocks_init()
|
D | clk-imx6sx.c | 117 static struct clk_div_table post_div_table[] = { variable 256 CLK_SET_RATE_PARENT, base + 0x70, 19, 2, 0, post_div_table, &imx_ccm_lock); in imx6sx_clocks_init() 260 CLK_SET_RATE_PARENT, base + 0xa0, 19, 2, 0, post_div_table, &imx_ccm_lock); in imx6sx_clocks_init()
|