Home
last modified time | relevance | path

Searched refs:pll_ratio (Results 1 – 8 of 8) sorted by relevance

/linux-4.1.27/drivers/phy/
Dphy-miphy28lp.c243 struct pll_ratio { struct
252 static struct pll_ratio sata_pll_ratio = { argument
261 static struct pll_ratio pcie_pll_ratio = {
270 static struct pll_ratio usb3_pll_ratio = {
392 struct pll_ratio *pll_ratio) in miphy28lp_pll_calibration() argument
399 writeb_relaxed(pll_ratio->clk_ref, base + MIPHY_PLL_CLKREF_FREQ); in miphy28lp_pll_calibration()
402 writeb_relaxed(pll_ratio->calset_1, base + MIPHY_PLL_CALSET_1); in miphy28lp_pll_calibration()
403 writeb_relaxed(pll_ratio->calset_2, base + MIPHY_PLL_CALSET_2); in miphy28lp_pll_calibration()
404 writeb_relaxed(pll_ratio->calset_3, base + MIPHY_PLL_CALSET_3); in miphy28lp_pll_calibration()
405 writeb_relaxed(pll_ratio->calset_4, base + MIPHY_PLL_CALSET_4); in miphy28lp_pll_calibration()
[all …]
/linux-4.1.27/drivers/media/usb/dvb-usb/
Ddib0700_devices.c226 .pll_ratio = 8,
392 .pll_ratio = 8,
659 .pll_ratio = 8,
951 .pll_ratio = 20,
1177 .pll_ratio = 20,
1516 .pll_ratio = 18,
1629 u8 pll_ratio; in dib8090_compute_pll_parameters() local
1631 for (pll_ratio = 17; pll_ratio <= 20; pll_ratio++) { in dib8090_compute_pll_parameters()
1632 freq_adc = 12 * pll_ratio * (1 << 8) / 16; in dib8090_compute_pll_parameters()
1638 deb_info("PLL ratio=%i rest=%i\n", pll_ratio, rest); in dib8090_compute_pll_parameters()
[all …]
Dcxusb.c1041 .pll_ratio = 20,
/linux-4.1.27/drivers/media/dvb-frontends/
Ddibx000_common.h121 u8 pll_ratio; member
Ddib7000p.c449 …dib7000p_write_word(state, 1856, (!bw->pll_reset << 13) | (bw->pll_range << 12) | (bw->pll_ratio <… in dib7000p_reset_pll()
457 clk_cfg0 = (1 << 15) | ((bw->pll_ratio & 0x3f) << 9) | in dib7000p_reset_pll()
463 …dib7000p_write_word(state, 903, (bw->pll_prediv << 5) | (((bw->pll_ratio >> 6) & 0x3) << 3) | (bw-… in dib7000p_reset_pll()
496 if ((bw != NULL) && (bw->pll_prediv != prediv || bw->pll_ratio != loopdiv)) { in dib7000p_update_pll()
497 …ld = %d new = %d ; loopdiv : old = %d new = %d)", prediv, bw->pll_prediv, loopdiv, bw->pll_ratio); in dib7000p_update_pll()
502 …dib7000p_write_word(state, 1856, reg_1856 | ((bw->pll_ratio & 0x3f) << 6) | (bw->pll_prediv & 0x3f… in dib7000p_update_pll()
507 internal = 1000 * (xtal / bw->pll_prediv) * bw->pll_ratio; /* new internal */ in dib7000p_update_pll()
Ddib7000m.c397 reg_910 = (((bw->pll_ratio >> 6) & 0x3) << 3) | (bw->pll_range << 1) | bw->pll_reset; in dib7000m_reset_pll()
410 reg_907 |= (bw->pll_ratio & 0x3f) << 9; in dib7000m_reset_pll()
427 dib7000m_write_word(state, 907, (bw->pll_prediv << 8) | (bw->pll_ratio << 0)); in dib7000mc_reset_pll()
Ddib8000.c696 (pll->pll_prediv << 8) | (pll->pll_ratio << 0)); in dib8000_reset_pll()
726 (pll->pll_range<<12) | (pll->pll_ratio<<6) | in dib8000_reset_pll()
754 pll->pll_ratio == loopdiv)) in dib8000_update_pll()
757 … = %d new = %d ; loopdiv : old = %d new = %d)", prediv, pll->pll_prediv, loopdiv, pll->pll_ratio); in dib8000_update_pll()
765 ((pll->pll_ratio & 0x3f) << 6) | in dib8000_update_pll()
772 internal = 1000 * (xtal/pll->pll_prediv) * pll->pll_ratio; in dib8000_update_pll()
798 …andwidth (prediv: %d, ratio: %d)", bw/1000, state->cfg.pll->pll_prediv, state->cfg.pll->pll_ratio); in dib8000_update_pll()
803 ratio = state->cfg.pll->pll_ratio; in dib8000_update_pll()
/linux-4.1.27/drivers/media/pci/cx23885/
Dcx23885-dvb.c1036 .pll_ratio = 20,