Home
last modified time | relevance | path

Searched refs:pipe_bpp (Results 1 – 14 of 14) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/i915/
Dintel_dsi_pll.c305 static void assert_bpp_mismatch(int pixel_format, int pipe_bpp) in assert_bpp_mismatch() argument
323 WARN(bpp != pipe_bpp, in assert_bpp_mismatch()
325 bpp, pipe_bpp); in assert_bpp_mismatch()
328 u32 vlv_get_dsi_pclk(struct intel_encoder *encoder, int pipe_bpp) in vlv_get_dsi_pclk() argument
379 assert_bpp_mismatch(intel_dsi->pixel_format, pipe_bpp); in vlv_get_dsi_pclk()
381 pclk = DIV_ROUND_CLOSEST(dsi_clock * intel_dsi->lane_count, pipe_bpp); in vlv_get_dsi_pclk()
Dintel_dp_mst.c68 pipe_config->pipe_bpp = 24; in intel_dp_mst_compute_config()
261 pipe_config->pipe_bpp = 18; in intel_dp_mst_enc_get_config()
264 pipe_config->pipe_bpp = 24; in intel_dp_mst_enc_get_config()
267 pipe_config->pipe_bpp = 30; in intel_dp_mst_enc_get_config()
270 pipe_config->pipe_bpp = 36; in intel_dp_mst_enc_get_config()
Dintel_dsi.h126 extern u32 vlv_get_dsi_pclk(struct intel_encoder *encoder, int pipe_bpp);
Dintel_ddi.c1247 switch (intel_crtc->config->pipe_bpp) { in intel_ddi_set_pipe_settings()
1299 switch (intel_crtc->config->pipe_bpp) { in intel_ddi_enable_transcoder_func()
2106 pipe_config->pipe_bpp = 18; in intel_ddi_get_config()
2109 pipe_config->pipe_bpp = 24; in intel_ddi_get_config()
2112 pipe_config->pipe_bpp = 30; in intel_ddi_get_config()
2115 pipe_config->pipe_bpp = 36; in intel_ddi_get_config()
2148 pipe_config->pipe_bpp > dev_priv->vbt.edp_bpp) { in intel_ddi_get_config()
2163 pipe_config->pipe_bpp, dev_priv->vbt.edp_bpp); in intel_ddi_get_config()
2164 dev_priv->vbt.edp_bpp = pipe_config->pipe_bpp; in intel_ddi_get_config()
Dintel_lvds.c194 if (crtc->config->dither && crtc->config->pipe_bpp == 18) in intel_pre_enable_lvds()
303 if (lvds_bpp != pipe_config->pipe_bpp && !pipe_config->bw_constrained) { in intel_lvds_compute_config()
305 pipe_config->pipe_bpp, lvds_bpp); in intel_lvds_compute_config()
306 pipe_config->pipe_bpp = lvds_bpp; in intel_lvds_compute_config()
Dintel_dsi.c635 pclk = vlv_get_dsi_pclk(encoder, pipe_config->pipe_bpp); in intel_dsi_get_config()
697 unsigned int bpp = intel_crtc->config->pipe_bpp; in set_dsi_timings()
754 unsigned int bpp = intel_crtc->config->pipe_bpp; in intel_dsi_prepare()
Dintel_crt.c316 if (pipe_config->bw_constrained && pipe_config->pipe_bpp < 24) { in intel_crt_compute_config()
321 pipe_config->pipe_bpp = 24; in intel_crt_compute_config()
Dintel_display.c5782 pipe_config->pipe_bpp); in ironlake_fdi_compute_config()
5786 intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock, in ironlake_fdi_compute_config()
5791 if (!setup_ok && pipe_config->pipe_bpp > 6*3) { in ironlake_fdi_compute_config()
5792 pipe_config->pipe_bpp -= 2*3; in ironlake_fdi_compute_config()
5794 pipe_config->pipe_bpp); in ironlake_fdi_compute_config()
5812 pipe_config->pipe_bpp <= 24; in hsw_compute_ips_config()
5861 if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && pipe_config->pipe_bpp > 10*3) { in intel_crtc_compute_config()
5862 pipe_config->pipe_bpp = 10*3; /* 12bpc is gen5+ */ in intel_crtc_compute_config()
5863 } else if (INTEL_INFO(dev)->gen <= 4 && pipe_config->pipe_bpp > 8*3) { in intel_crtc_compute_config()
5866 pipe_config->pipe_bpp = 8*3; in intel_crtc_compute_config()
[all …]
Dintel_hdmi.c715 if (crtc->config->pipe_bpp > 24) in intel_hdmi_prepare()
1032 if (pipe_config->pipe_bpp > 8*3 && pipe_config->has_hdmi_sink && in intel_hdmi_compute_config()
1047 pipe_config->pipe_bpp = desired_bpp; in intel_hdmi_compute_config()
Dintel_dp.c1383 bpp = pipe_config->pipe_bpp; in intel_dp_compute_config()
1452 pipe_config->pipe_bpp = bpp; in intel_dp_compute_config()
2275 pipe_config->pipe_bpp > dev_priv->vbt.edp_bpp) { in intel_dp_get_config()
2290 pipe_config->pipe_bpp, dev_priv->vbt.edp_bpp); in intel_dp_get_config()
2291 dev_priv->vbt.edp_bpp = pipe_config->pipe_bpp; in intel_dp_get_config()
Dintel_drv.h349 int pipe_bpp; member
Dintel_tv.c929 pipe_config->pipe_bpp = 8*3; in intel_tv_compute_config()
Dintel_panel.c372 if (INTEL_INFO(dev)->gen < 4 && pipe_config->pipe_bpp == 18) in intel_gmch_panel_fitting()
Dintel_sdvo.c1123 pipe_config->pipe_bpp = 8*3; in intel_sdvo_compute_config()