Searched refs:odf (Results 1 – 7 of 7) sorted by relevance
/linux-4.1.27/drivers/clk/st/ |
D | clkgen-pll.c | 52 struct clkgen_field odf[C32_MAX_ODFS]; member 85 .odf = { CLKGEN_FIELD(0x54, C32_ODF_MASK, 4), 102 .odf = { CLKGEN_FIELD(0x58, C32_ODF_MASK, 4), 120 .odf = { CLKGEN_FIELD(0x0, C32_ODF_MASK, 3) }, 131 .odf = { CLKGEN_FIELD(0x8, C32_ODF_MASK, 8), 144 .odf = { CLKGEN_FIELD(0x0, C32_ODF_MASK, 10) }, 155 .odf = { CLKGEN_FIELD(0x8, C32_ODF_MASK, 8) }, 166 .odf = { CLKGEN_FIELD(0x8, C32_ODF_MASK, 8), 179 .odf = { CLKGEN_FIELD(0x0, C32_ODF_MASK, 10) }, 190 .odf = { CLKGEN_FIELD(0x2b4, C32_ODF_MASK, 0) }, [all …]
|
/linux-4.1.27/drivers/gpu/drm/sti/ |
D | sti_hdmi_tx3g4c28phy.c | 46 uint32_t odf; member 77 u32 val, tmdsck, idf, odf, pllctrl = 0; in sti_hdmi_tx3g4c28phy_start() local 87 odf = plldividers[i].odf; in sti_hdmi_tx3g4c28phy_start() 109 pllctrl |= odf << PLL_CFG_ODF_SHIFT; in sti_hdmi_tx3g4c28phy_start()
|
/linux-4.1.27/arch/arm/boot/dts/ |
D | stih407-clock.dtsi | 49 clock-output-names = "clockgen-a9-pll-odf"; 141 clock-output-names = "clk-s-c0-pll0-odf-0"; 150 clock-output-names = "clk-s-c0-pll1-odf-0";
|
D | stih410-clock.dtsi | 51 clock-output-names = "clockgen-a9-pll-odf"; 144 clock-output-names = "clk-s-c0-pll0-odf-0"; 153 clock-output-names = "clk-s-c0-pll1-odf-0";
|
D | stih418-clock.dtsi | 51 clock-output-names = "clockgen-a9-pll-odf"; 144 clock-output-names = "clk-s-c0-pll0-odf-0"; 153 clock-output-names = "clk-s-c0-pll1-odf-0";
|
D | stih415-clock.dtsi | 505 clock-output-names = "clockgen-a9-pll-odf";
|
D | stih416-clock.dtsi | 508 clock-output-names = "clockgen-a9-pll-odf";
|