Searched refs:memory_clock (Results 1 – 9 of 9) sorted by relevance
| /linux-4.1.27/drivers/gpu/drm/radeon/ |
| D | rv740_dpm.c | 95 u32 rv740_get_dll_speed(bool is_gddr5, u32 memory_clock) in rv740_get_dll_speed() argument
106 data_rate = (u16)(memory_clock * factor / 1000); in rv740_get_dll_speed()
188 u32 engine_clock, u32 memory_clock, in rv740_populate_mclk_value() argument
206 memory_clock, false, ÷rs); in rv740_populate_mclk_value()
248 u32 vco_freq = memory_clock * dividers.post_div; in rv740_populate_mclk_value()
267 memory_clock); in rv740_populate_mclk_value()
272 mclk->mclk770.mclk_value = cpu_to_be32(memory_clock); in rv740_populate_mclk_value()
406 u8 rv740_get_mclk_frequency_ratio(u32 memory_clock) in rv740_get_mclk_frequency_ratio() argument
410 if ((memory_clock < 10000) || (memory_clock > 47500)) in rv740_get_mclk_frequency_ratio()
413 mc_para_index = (u8)((memory_clock - 10000) / 2500); in rv740_get_mclk_frequency_ratio()
|
| D | rv770_dpm.h | 183 u32 engine_clock, u32 memory_clock,
204 u32 engine_clock, u32 memory_clock,
211 u8 rv740_get_mclk_frequency_ratio(u32 memory_clock);
212 u32 rv740_get_dll_speed(bool is_gddr5, u32 memory_clock);
|
| D | cypress_dpm.c | 474 u32 engine_clock, u32 memory_clock, in cypress_populate_mclk_value() argument
501 memory_clock, strobe_mode, ÷rs); in cypress_populate_mclk_value()
555 u32 vco_freq = memory_clock * dividers.post_div; in cypress_populate_mclk_value()
574 memory_clock); in cypress_populate_mclk_value()
597 mclk->mclk770.mclk_value = cpu_to_be32(memory_clock); in cypress_populate_mclk_value()
611 u32 memory_clock, bool strobe_mode) in cypress_get_mclk_frequency_ratio() argument
617 if (memory_clock < 10000) in cypress_get_mclk_frequency_ratio()
619 else if (memory_clock > 47500) in cypress_get_mclk_frequency_ratio()
622 mc_para_index = (u8)((memory_clock - 10000) / 2500); in cypress_get_mclk_frequency_ratio()
624 if (memory_clock < 65000) in cypress_get_mclk_frequency_ratio()
[all …]
|
| D | cypress_dpm.h | 125 u32 engine_clock, u32 memory_clock);
157 u32 memory_clock, bool strobe_mode);
|
| D | rv730_dpm.c | 120 u32 engine_clock, u32 memory_clock, in rv730_populate_mclk_value() argument
136 memory_clock, false, ÷rs); in rv730_populate_mclk_value()
168 u32 vco_freq = memory_clock * post_divider; in rv730_populate_mclk_value()
188 mclk->mclk730.mclk_value = cpu_to_be32(memory_clock); in rv730_populate_mclk_value()
|
| D | ci_dpm.c | 168 extern u8 si_get_ddr3_mclk_frequency_ratio(u32 memory_clock);
169 extern u8 si_get_mclk_frequency_ratio(u32 memory_clock, bool strobe_mode);
2467 const u32 memory_clock, in ci_register_patching_mc_arb() argument
2479 if ((memory_clock > 100000) && (memory_clock <= 125000)) { in ci_register_patching_mc_arb()
2483 } else if ((memory_clock > 125000) && (memory_clock <= 137500)) { in ci_register_patching_mc_arb()
2759 u32 memory_clock, in ci_calculate_mclk_params() argument
2777 ret = radeon_atom_get_memory_pll_dividers(rdev, memory_clock, strobe_mode, &mpll_param); in ci_calculate_mclk_params()
2804 freq_nom = memory_clock * 4 * (1 << mpll_param.post_div); in ci_calculate_mclk_params()
2806 freq_nom = memory_clock * 2 * (1 << mpll_param.post_div); in ci_calculate_mclk_params()
2831 mclk->MclkFrequency = memory_clock; in ci_calculate_mclk_params()
[all …]
|
| D | rv770_dpm.c | 318 static void rv770_calculate_fractional_mpll_feedback_divider(u32 memory_clock, in rv770_calculate_fractional_mpll_feedback_divider() argument
329 fyclk = (memory_clock * 8) / 2; in rv770_calculate_fractional_mpll_feedback_divider()
331 fyclk = (memory_clock * 4) / 2; in rv770_calculate_fractional_mpll_feedback_divider()
387 u32 engine_clock, u32 memory_clock, in rv770_populate_mclk_value() argument
411 memory_clock, false, ÷rs); in rv770_populate_mclk_value()
418 rv770_calculate_fractional_mpll_feedback_divider(memory_clock, reference_clock, in rv770_populate_mclk_value()
445 rv770_calculate_fractional_mpll_feedback_divider(memory_clock, in rv770_populate_mclk_value()
473 mclk->mclk770.mclk_value = cpu_to_be32(memory_clock); in rv770_populate_mclk_value()
|
| D | si_dpm.c | 3763 u8 si_get_ddr3_mclk_frequency_ratio(u32 memory_clock) in si_get_ddr3_mclk_frequency_ratio() argument
3767 if (memory_clock < 10000) in si_get_ddr3_mclk_frequency_ratio()
3769 else if (memory_clock >= 80000) in si_get_ddr3_mclk_frequency_ratio()
3772 mc_para_index = (u8)((memory_clock - 10000) / 5000 + 1); in si_get_ddr3_mclk_frequency_ratio()
3776 u8 si_get_mclk_frequency_ratio(u32 memory_clock, bool strobe_mode) in si_get_mclk_frequency_ratio() argument
3781 if (memory_clock < 12500) in si_get_mclk_frequency_ratio()
3783 else if (memory_clock > 47500) in si_get_mclk_frequency_ratio()
3786 mc_para_index = (u8)((memory_clock - 10000) / 2500); in si_get_mclk_frequency_ratio()
3788 if (memory_clock < 65000) in si_get_mclk_frequency_ratio()
3790 else if (memory_clock > 135000) in si_get_mclk_frequency_ratio()
[all …]
|
| D | ni_dpm.c | 2162 u32 memory_clock, in ni_populate_mclk_value() argument
2184 memory_clock, strobe_mode, ÷rs); in ni_populate_mclk_value()
2238 u32 vco_freq = memory_clock * dividers.post_div; in ni_populate_mclk_value()
2257 memory_clock); in ni_populate_mclk_value()
2281 mclk->mclk_value = cpu_to_be32(memory_clock); in ni_populate_mclk_value()
|