Home
last modified time | relevance | path

Searched refs:lock_delay (Results 1 – 8 of 8) sorted by relevance

/linux-4.1.27/drivers/clk/tegra/
Dclk-tegra124.c209 .lock_delay = 300,
243 .lock_delay = 300,
297 .lock_delay = 300,
319 .lock_delay = 300,
378 .lock_delay = 300,
427 .lock_delay = 300,
467 .lock_delay = 300,
504 .lock_delay = 300,
540 .lock_delay = 300,
569 .lock_delay = 300,
[all …]
Dclk-tegra114.c227 .lock_delay = 300,
278 .lock_delay = 300,
300 .lock_delay = 300,
349 .lock_delay = 300,
388 .lock_delay = 300,
418 .lock_delay = 300,
456 .lock_delay = 1000,
474 .lock_delay = 1000,
516 .lock_delay = 1000,
546 .lock_delay = 300,
[all …]
Dclk-tegra20.c304 .lock_delay = 300,
320 .lock_delay = 300,
336 .lock_delay = 300,
353 .lock_delay = 300,
369 .lock_delay = 1000,
391 .lock_delay = 1000,
408 .lock_delay = 300,
424 .lock_delay = 0,
Dclk-tegra30.c424 .lock_delay = 300,
452 .lock_delay = 300,
472 .lock_delay = 300,
489 .lock_delay = 300,
505 .lock_delay = 1000,
523 .lock_delay = 1000,
540 .lock_delay = 1000,
557 .lock_delay = 300,
574 .lock_delay = 300,
Dclk.h198 int lock_delay; member
Dclk-pll.c245 udelay(pll->params->lock_delay); in clk_pll_wait_for_lock()
257 for (i = 0; i < pll->params->lock_delay; i++) { in clk_pll_wait_for_lock()
/linux-4.1.27/arch/c6x/include/asm/
Dclock.h115 u32 lock_delay; /* in loops */ member
/linux-4.1.27/arch/c6x/platforms/
Dplldata.c458 pll->lock_delay = val; in c64x_setup_clocks()