Home
last modified time | relevance | path

Searched refs:hwpwm (Results 1 – 27 of 27) sorted by relevance

/linux-4.1.27/drivers/pwm/
Dpwm-jz4740.c52 unsigned int gpio = jz4740_pwm_gpio_list[pwm->hwpwm]; in jz4740_pwm_request()
59 if (pwm->hwpwm < 2) in jz4740_pwm_request()
71 jz4740_timer_start(pwm->hwpwm); in jz4740_pwm_request()
78 unsigned int gpio = jz4740_pwm_gpio_list[pwm->hwpwm]; in jz4740_pwm_free()
80 jz4740_timer_set_ctrl(pwm->hwpwm, 0); in jz4740_pwm_free()
85 jz4740_timer_stop(pwm->hwpwm); in jz4740_pwm_free()
93 jz4740_timer_set_ctrl(pwm->hwpwm, ctrl); in jz4740_pwm_enable()
94 jz4740_timer_enable(pwm->hwpwm); in jz4740_pwm_enable()
101 uint32_t ctrl = jz4740_timer_get_ctrl(pwm->hwpwm); in jz4740_pwm_disable()
104 jz4740_timer_disable(pwm->hwpwm); in jz4740_pwm_disable()
[all …]
Dpwm-pca9685.c77 if (pwm->hwpwm >= PCA9685_MAXCHAN) in pca9685_pwm_config()
80 reg = LED_N_OFF_H(pwm->hwpwm); in pca9685_pwm_config()
88 if (pwm->hwpwm >= PCA9685_MAXCHAN) in pca9685_pwm_config()
91 reg = LED_N_ON_H(pwm->hwpwm); in pca9685_pwm_config()
101 if (pwm->hwpwm >= PCA9685_MAXCHAN) in pca9685_pwm_config()
104 reg = LED_N_OFF_L(pwm->hwpwm); in pca9685_pwm_config()
108 if (pwm->hwpwm >= PCA9685_MAXCHAN) in pca9685_pwm_config()
111 reg = LED_N_OFF_H(pwm->hwpwm); in pca9685_pwm_config()
127 if (pwm->hwpwm >= PCA9685_MAXCHAN) in pca9685_pwm_enable()
130 reg = LED_N_ON_L(pwm->hwpwm); in pca9685_pwm_enable()
[all …]
Dpwm-vt8500.c116 writel(prescale, vt8500->base + REG_SCALAR(pwm->hwpwm)); in vt8500_pwm_config()
117 pwm_busy_wait(vt8500, pwm->hwpwm, STATUS_SCALAR_UPDATE); in vt8500_pwm_config()
119 writel(pv, vt8500->base + REG_PERIOD(pwm->hwpwm)); in vt8500_pwm_config()
120 pwm_busy_wait(vt8500, pwm->hwpwm, STATUS_PERIOD_UPDATE); in vt8500_pwm_config()
122 writel(dc, vt8500->base + REG_DUTY(pwm->hwpwm)); in vt8500_pwm_config()
123 pwm_busy_wait(vt8500, pwm->hwpwm, STATUS_DUTY_UPDATE); in vt8500_pwm_config()
125 val = readl(vt8500->base + REG_CTRL(pwm->hwpwm)); in vt8500_pwm_config()
127 writel(val, vt8500->base + REG_CTRL(pwm->hwpwm)); in vt8500_pwm_config()
128 pwm_busy_wait(vt8500, pwm->hwpwm, STATUS_CTRL_UPDATE); in vt8500_pwm_config()
146 val = readl(vt8500->base + REG_CTRL(pwm->hwpwm)); in vt8500_pwm_enable()
[all …]
Dpwm-atmel.c143 val = atmel_pwm_ch_readl(atmel_pwm, pwm->hwpwm, PWM_CMR); in atmel_pwm_config()
145 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWM_CMR, val); in atmel_pwm_config()
163 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWMV1_CUPD, dty); in atmel_pwm_config_v1()
165 val = atmel_pwm_ch_readl(atmel_pwm, pwm->hwpwm, PWM_CMR); in atmel_pwm_config_v1()
167 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWM_CMR, val); in atmel_pwm_config_v1()
173 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWMV1_CDTY, dty); in atmel_pwm_config_v1()
174 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWMV1_CPRD, prd); in atmel_pwm_config_v1()
188 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWMV2_CDTYUPD, dty); in atmel_pwm_config_v2()
194 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWMV2_CDTY, dty); in atmel_pwm_config_v2()
195 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWMV2_CPRD, prd); in atmel_pwm_config_v2()
[all …]
Dpwm-bcm2835.c48 value &= ~(PWM_CONTROL_MASK << PWM_CONTROL_SHIFT(pwm->hwpwm)); in bcm2835_pwm_request()
49 value |= (PWM_MODE << PWM_CONTROL_SHIFT(pwm->hwpwm)); in bcm2835_pwm_request()
61 value &= ~(PWM_CONTROL_MASK << PWM_CONTROL_SHIFT(pwm->hwpwm)); in bcm2835_pwm_free()
76 writel(duty_ns / pc->scaler, pc->base + DUTY(pwm->hwpwm)); in bcm2835_pwm_config()
77 writel(period_ns / pc->scaler, pc->base + PERIOD(pwm->hwpwm)); in bcm2835_pwm_config()
88 value |= PWM_ENABLE << PWM_CONTROL_SHIFT(pwm->hwpwm); in bcm2835_pwm_enable()
100 value &= ~(PWM_ENABLE << PWM_CONTROL_SHIFT(pwm->hwpwm)); in bcm2835_pwm_disable()
113 value &= ~(PWM_POLARITY << PWM_CONTROL_SHIFT(pwm->hwpwm)); in bcm2835_set_polarity()
115 value |= PWM_POLARITY << PWM_CONTROL_SHIFT(pwm->hwpwm); in bcm2835_set_polarity()
Dpwm-sun4i.c156 if (sun4i_pwm->data->has_rdy && (val & PWM_RDY(pwm->hwpwm))) { in sun4i_pwm_config()
162 clk_gate = val & BIT_CH(PWM_CLK_GATING, pwm->hwpwm); in sun4i_pwm_config()
164 val &= ~BIT_CH(PWM_CLK_GATING, pwm->hwpwm); in sun4i_pwm_config()
169 val &= ~BIT_CH(PWM_PRESCAL_MASK, pwm->hwpwm); in sun4i_pwm_config()
170 val |= BIT_CH(prescaler, pwm->hwpwm); in sun4i_pwm_config()
174 sun4i_pwm_writel(sun4i_pwm, val, PWM_CH_PRD(pwm->hwpwm)); in sun4i_pwm_config()
205 val &= ~BIT_CH(PWM_ACT_STATE, pwm->hwpwm); in sun4i_pwm_set_polarity()
207 val |= BIT_CH(PWM_ACT_STATE, pwm->hwpwm); in sun4i_pwm_set_polarity()
231 val |= BIT_CH(PWM_EN, pwm->hwpwm); in sun4i_pwm_enable()
232 val |= BIT_CH(PWM_CLK_GATING, pwm->hwpwm); in sun4i_pwm_enable()
[all …]
Dpwm-twl.c94 base = pwm->hwpwm * 3; in twl_pwm_config()
118 val |= TWL4030_PWM_TOGGLE(pwm->hwpwm, TWL4030_PWMXCLK_ENABLE); in twl4030_pwm_enable()
124 val |= TWL4030_PWM_TOGGLE(pwm->hwpwm, TWL4030_PWMX_ENABLE); in twl4030_pwm_enable()
148 val &= ~TWL4030_PWM_TOGGLE(pwm->hwpwm, TWL4030_PWMX_ENABLE); in twl4030_pwm_disable()
154 val &= ~TWL4030_PWM_TOGGLE(pwm->hwpwm, TWL4030_PWMXCLK_ENABLE); in twl4030_pwm_disable()
170 if (pwm->hwpwm == 1) { in twl4030_pwm_request()
208 if (pwm->hwpwm == 1) in twl4030_pwm_free()
240 val |= TWL6030_PWM_TOGGLE(pwm->hwpwm, TWL6030_PWMXS | TWL6030_PWMXEN); in twl6030_pwm_enable()
241 val &= ~TWL6030_PWM_TOGGLE(pwm->hwpwm, TWL6030_PWMXR); in twl6030_pwm_enable()
263 val |= TWL6030_PWM_TOGGLE(pwm->hwpwm, TWL6030_PWMXR); in twl6030_pwm_disable()
[all …]
Dpwm-atmel-tcb.c70 unsigned group = pwm->hwpwm / 2; in atmel_tcb_pwm_request()
71 unsigned index = pwm->hwpwm % 2; in atmel_tcb_pwm_request()
116 tcbpwmc->pwms[pwm->hwpwm] = tcbpwm; in atmel_tcb_pwm_request()
127 clk_disable_unprepare(tc->clk[pwm->hwpwm / 2]); in atmel_tcb_pwm_free()
128 tcbpwmc->pwms[pwm->hwpwm] = NULL; in atmel_tcb_pwm_free()
138 unsigned group = pwm->hwpwm / 2; in atmel_tcb_pwm_disable()
139 unsigned index = pwm->hwpwm % 2; in atmel_tcb_pwm_disable()
194 unsigned group = pwm->hwpwm / 2; in atmel_tcb_pwm_enable()
195 unsigned index = pwm->hwpwm % 2; in atmel_tcb_pwm_enable()
275 unsigned group = pwm->hwpwm / 2; in atmel_tcb_pwm_config()
[all …]
Dpwm-lpc32xx.c72 val = readl(lpc32xx->base + (pwm->hwpwm << 2)); in lpc32xx_pwm_config()
75 writel(val, lpc32xx->base + (pwm->hwpwm << 2)); in lpc32xx_pwm_config()
90 val = readl(lpc32xx->base + (pwm->hwpwm << 2)); in lpc32xx_pwm_enable()
92 writel(val, lpc32xx->base + (pwm->hwpwm << 2)); in lpc32xx_pwm_enable()
102 val = readl(lpc32xx->base + (pwm->hwpwm << 2)); in lpc32xx_pwm_disable()
104 writel(val, lpc32xx->base + (pwm->hwpwm << 2)); in lpc32xx_pwm_disable()
Dpwm-spear.c128 spear_pwm_writel(pc, pwm->hwpwm, PWMCR, in spear_pwm_config()
130 spear_pwm_writel(pc, pwm->hwpwm, PWMDCR, dc); in spear_pwm_config()
131 spear_pwm_writel(pc, pwm->hwpwm, PWMPCR, pv); in spear_pwm_config()
147 val = spear_pwm_readl(pc, pwm->hwpwm, PWMCR); in spear_pwm_enable()
149 spear_pwm_writel(pc, pwm->hwpwm, PWMCR, val); in spear_pwm_enable()
159 val = spear_pwm_readl(pc, pwm->hwpwm, PWMCR); in spear_pwm_disable()
161 spear_pwm_writel(pc, pwm->hwpwm, PWMCR, val); in spear_pwm_disable()
Dsysfs.c201 dev_set_name(&export->child, "pwm%u", pwm->hwpwm); in pwm_export_child()
243 unsigned int hwpwm; in pwm_export_store() local
246 ret = kstrtouint(buf, 0, &hwpwm); in pwm_export_store()
250 if (hwpwm >= chip->npwm) in pwm_export_store()
253 pwm = pwm_request_from_chip(chip, hwpwm, "sysfs"); in pwm_export_store()
270 unsigned int hwpwm; in pwm_unexport_store() local
273 ret = kstrtouint(buf, 0, &hwpwm); in pwm_unexport_store()
277 if (hwpwm >= chip->npwm) in pwm_unexport_store()
280 ret = pwm_unexport_child(parent, &chip->pwms[hwpwm]); in pwm_unexport_store()
Dpwm-sti.c143 ((ncfg == 1) && (pwm->hwpwm == cur->hwpwm)) || in sti_pwm_config()
144 ((ncfg == 1) && (pwm->hwpwm != cur->hwpwm) && period_same) || in sti_pwm_config()
177 ret = regmap_write(pc->regmap, STI_DS_REG(pwm->hwpwm), pwmvalx); in sti_pwm_config()
183 set_bit(pwm->hwpwm, &pc->configured); in sti_pwm_config()
216 pwm->hwpwm); in sti_pwm_enable()
245 clear_bit(pwm->hwpwm, &pc->configured); in sti_pwm_free()
Dpwm-samsung.c210 if (!(our_chip->variant.output_mask & BIT(pwm->hwpwm))) { in pwm_samsung_request()
213 pwm->hwpwm); in pwm_samsung_request()
235 unsigned int tcon_chan = to_tcon_channel(pwm->hwpwm); in pwm_samsung_enable()
259 unsigned int tcon_chan = to_tcon_channel(pwm->hwpwm); in pwm_samsung_disable()
275 unsigned int tcon_chan = to_tcon_channel(pwm->hwpwm); in pwm_samsung_manual_update()
309 tcnt = readl(our_chip->base + REG_TCNTB(pwm->hwpwm)); in pwm_samsung_config()
310 oldtcmp = readl(our_chip->base + REG_TCMPB(pwm->hwpwm)); in pwm_samsung_config()
325 tin_rate = pwm_samsung_calc_tin(our_chip, pwm->hwpwm, period); in pwm_samsung_config()
355 writel(tcnt, our_chip->base + REG_TCNTB(pwm->hwpwm)); in pwm_samsung_config()
356 writel(tcmp, our_chip->base + REG_TCMPB(pwm->hwpwm)); in pwm_samsung_config()
[all …]
Dpwm-tegra.c122 pwm_writel(pc, pwm->hwpwm, val); in tegra_pwm_config()
143 val = pwm_readl(pc, pwm->hwpwm); in tegra_pwm_enable()
145 pwm_writel(pc, pwm->hwpwm, val); in tegra_pwm_enable()
155 val = pwm_readl(pc, pwm->hwpwm); in tegra_pwm_disable()
157 pwm_writel(pc, pwm->hwpwm, val); in tegra_pwm_disable()
Dpwm-lp3943.c37 lp3943_pwm_request_map(struct lp3943_pwm *lp3943_pwm, int hwpwm) in lp3943_pwm_request_map() argument
48 pwm_map->output = pdata->pwms[hwpwm]->output; in lp3943_pwm_request_map()
49 pwm_map->num_outputs = pdata->pwms[hwpwm]->num_outputs; in lp3943_pwm_request_map()
69 pwm_map = lp3943_pwm_request_map(lp3943_pwm, pwm->hwpwm); in lp3943_pwm_request()
116 if (pwm->hwpwm == 0) { in lp3943_pwm_config()
162 if (pwm->hwpwm == 0) in lp3943_pwm_enable()
Dpwm-img.c127 val &= ~(PWM_CTRL_CFG_DIV_MASK << PWM_CTRL_CFG_DIV_SHIFT(pwm->hwpwm)); in img_pwm_config()
129 PWM_CTRL_CFG_DIV_SHIFT(pwm->hwpwm); in img_pwm_config()
134 img_pwm_writel(pwm_chip, PWM_CH_CFG(pwm->hwpwm), val); in img_pwm_config()
145 val |= BIT(pwm->hwpwm); in img_pwm_enable()
150 PERIP_PWM_PDM_CONTROL_CH_SHIFT(pwm->hwpwm), 0); in img_pwm_enable()
161 val &= ~BIT(pwm->hwpwm); in img_pwm_disable()
Dpwm-mxs.c87 mxs->base + PWM_ACTIVE0 + pwm->hwpwm * 0x20); in mxs_pwm_config()
90 mxs->base + PWM_PERIOD0 + pwm->hwpwm * 0x20); in mxs_pwm_config()
110 writel(1 << pwm->hwpwm, mxs->base + PWM_CTRL + SET); in mxs_pwm_enable()
119 writel(1 << pwm->hwpwm, mxs->base + PWM_CTRL + CLR); in mxs_pwm_disable()
Dpwm-fsl-ftm.c249 pwm->hwpwm); in fsl_pwm_config()
273 regmap_write(fpc->regmap, FTM_CSC(pwm->hwpwm), in fsl_pwm_config()
275 regmap_write(fpc->regmap, FTM_CV(pwm->hwpwm), duty); in fsl_pwm_config()
290 val |= BIT(pwm->hwpwm); in fsl_pwm_set_polarity()
292 val &= ~BIT(pwm->hwpwm); in fsl_pwm_set_polarity()
329 regmap_update_bits(fpc->regmap, FTM_OUTMASK, BIT(pwm->hwpwm), 0); in fsl_pwm_enable()
362 regmap_update_bits(fpc->regmap, FTM_OUTMASK, BIT(pwm->hwpwm), in fsl_pwm_disable()
363 BIT(pwm->hwpwm)); in fsl_pwm_disable()
Dpwm-tiehrpwm.c274 if (i == pwm->hwpwm) in ehrpwm_pwm_config()
283 pc->period_cycles[pwm->hwpwm] = period_cycles; in ehrpwm_pwm_config()
310 if (pwm->hwpwm == 1) in ehrpwm_pwm_config()
329 pc->polarity[pwm->hwpwm] = polarity; in ehrpwm_pwm_set_polarity()
343 if (pwm->hwpwm) { in ehrpwm_pwm_enable()
358 configure_polarity(pc, pwm->hwpwm); in ehrpwm_pwm_enable()
379 if (pwm->hwpwm) { in ehrpwm_pwm_disable()
416 pc->period_cycles[pwm->hwpwm] = 0; in ehrpwm_pwm_free()
Dpwm-clps711x.c78 clps711x_pwm_update_val(priv, pwm->hwpwm, duty); in clps711x_pwm_config()
89 clps711x_pwm_update_val(priv, pwm->hwpwm, duty); in clps711x_pwm_enable()
98 clps711x_pwm_update_val(priv, pwm->hwpwm, 0); in clps711x_pwm_disable()
Dpwm-bfin.c35 if (pwm->hwpwm >= ARRAY_SIZE(pwm_to_gptimer_per)) in bfin_pwm_request()
42 priv->pin = pwm_to_gptimer_per[pwm->hwpwm]; in bfin_pwm_request()
Dpwm-bcm-kona.c100 unsigned int value, chan = pwm->hwpwm; in kona_pwmc_config()
157 unsigned int chan = pwm->hwpwm; in kona_pwmc_set_polarity()
209 unsigned int chan = pwm->hwpwm; in kona_pwmc_disable()
Dpwm-twl-led.c92 base = pwm->hwpwm * 2 + TWL4030_PWMA_REG; in twl4030_pwmled_config()
116 val |= TWL4030_LED_TOGGLE(pwm->hwpwm, TWL4030_LED_PINS); in twl4030_pwmled_enable()
141 val &= ~TWL4030_LED_TOGGLE(pwm->hwpwm, TWL4030_LED_PINS); in twl4030_pwmled_disable()
Dpwm-renesas-tpu.c223 if (_pwm->hwpwm >= TPU_CHANNEL_MAX) in tpu_pwm_request()
231 pwm->channel = _pwm->hwpwm; in tpu_pwm_request()
Dpwm-pxa.c72 offset = pwm->hwpwm ? 0x10 : 0; in pxa_pwm_config()
Dcore.c261 pwm->hwpwm = i; in pwmchip_add()
/linux-4.1.27/include/linux/
Dpwm.h85 unsigned int hwpwm; member