Home
last modified time | relevance | path

Searched refs:flush_mask (Results 1 – 5 of 5) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/msm/mdp/mdp5/
Dmdp5_ctl.c368 static u32 fix_sw_flush(struct mdp5_ctl *ctl, u32 flush_mask) in fix_sw_flush() argument
373 (!(ctl_mgr->flush_hw_mask & bit) && (flush_mask & bit)) in fix_sw_flush()
396 int mdp5_ctl_commit(struct mdp5_ctl *ctl, u32 flush_mask) in mdp5_ctl_commit() argument
402 pipeline->start_mask &= ~flush_mask; in mdp5_ctl_commit()
404 VERB("flush_mask=%x, start_mask=%x, trigger=%x", flush_mask, in mdp5_ctl_commit()
407 if (ctl->pending_ctl_trigger & flush_mask) { in mdp5_ctl_commit()
408 flush_mask |= MDP5_CTL_FLUSH_CTL; in mdp5_ctl_commit()
412 flush_mask |= fix_sw_flush(ctl, flush_mask); in mdp5_ctl_commit()
414 flush_mask &= ctl_mgr->flush_hw_mask; in mdp5_ctl_commit()
416 if (flush_mask) { in mdp5_ctl_commit()
[all …]
Dmdp5_crtc.c85 static void crtc_flush(struct drm_crtc *crtc, u32 flush_mask) in crtc_flush() argument
89 DBG("%s: flush=%08x", mdp5_crtc->name, flush_mask); in crtc_flush()
90 mdp5_ctl_commit(mdp5_crtc->ctl, flush_mask); in crtc_flush()
102 uint32_t flush_mask = 0; in crtc_flush_all() local
109 flush_mask |= mdp5_plane_get_flush(plane); in crtc_flush_all()
112 flush_mask |= mdp_ctl_flush_mask_lm(mdp5_crtc->lm); in crtc_flush_all()
114 crtc_flush(crtc, flush_mask); in crtc_flush_all()
448 uint32_t flush_mask = mdp_ctl_flush_mask_cursor(0); in mdp5_crtc_cursor_set() local
513 crtc_flush(crtc, flush_mask); in mdp5_crtc_cursor_set()
528 uint32_t flush_mask = mdp_ctl_flush_mask_cursor(0); in mdp5_crtc_cursor_move() local
[all …]
Dmdp5_ctl.h91 int mdp5_ctl_commit(struct mdp5_ctl *ctl, u32 flush_mask);
Dmdp5_plane.c30 uint32_t flush_mask; /* used to commit pipe registers */ member
602 return mdp5_plane->flush_mask; in mdp5_plane_get_flush()
628 mdp5_plane->flush_mask = mdp_ctl_flush_mask_pipe(pipe); in mdp5_plane_init()
/linux-4.1.27/arch/x86/platform/uv/
Dtlb_uv.c873 int uv_flush_send_and_wait(struct cpumask *flush_mask, struct bau_control *bcp, in uv_flush_send_and_wait() argument
1024 static int set_distrib_bits(struct cpumask *flush_mask, struct bau_control *bcp, in set_distrib_bits() argument
1032 for_each_cpu(cpu, flush_mask) { in set_distrib_bits()
1088 struct cpumask *flush_mask; in uv_flush_tlb_others() local
1125 flush_mask = (struct cpumask *)per_cpu(uv_flush_tlb_mask, cpu); in uv_flush_tlb_others()
1127 cpumask_andnot(flush_mask, cpumask, cpumask_of(cpu)); in uv_flush_tlb_others()
1135 if (set_distrib_bits(flush_mask, bcp, bau_desc, &locals, &remotes)) in uv_flush_tlb_others()
1149 if (!uv_flush_send_and_wait(flush_mask, bcp, bau_desc)) in uv_flush_tlb_others()