Home
last modified time | relevance | path

Searched refs:ctrl_pol (Results 1 – 3 of 3) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/msm/mdp/mdp4/
Dmdp4_dtv_encoder.c110 uint32_t dtv_hsync_skew, vsync_period, vsync_len, ctrl_pol; in mdp4_dtv_encoder_mode_set() local
129 ctrl_pol = 0; in mdp4_dtv_encoder_mode_set()
131 ctrl_pol |= MDP4_DTV_CTRL_POLARITY_HSYNC_LOW; in mdp4_dtv_encoder_mode_set()
133 ctrl_pol |= MDP4_DTV_CTRL_POLARITY_VSYNC_LOW; in mdp4_dtv_encoder_mode_set()
161 mdp4_write(mdp4_kms, REG_MDP4_DTV_CTRL_POLARITY, ctrl_pol); in mdp4_dtv_encoder_mode_set()
Dmdp4_lcdc_encoder.c276 uint32_t lcdc_hsync_skew, vsync_period, vsync_len, ctrl_pol; in mdp4_lcdc_encoder_mode_set() local
295 ctrl_pol = 0; in mdp4_lcdc_encoder_mode_set()
297 ctrl_pol |= MDP4_LCDC_CTRL_POLARITY_HSYNC_LOW; in mdp4_lcdc_encoder_mode_set()
299 ctrl_pol |= MDP4_LCDC_CTRL_POLARITY_VSYNC_LOW; in mdp4_lcdc_encoder_mode_set()
327 mdp4_write(mdp4_kms, REG_MDP4_LCDC_CTRL_POLARITY, ctrl_pol); in mdp4_lcdc_encoder_mode_set()
/linux-4.1.27/drivers/gpu/drm/msm/mdp/mdp5/
Dmdp5_encoder.c129 uint32_t dtv_hsync_skew, vsync_period, vsync_len, ctrl_pol; in mdp5_encoder_mode_set() local
146 ctrl_pol = 0; in mdp5_encoder_mode_set()
148 ctrl_pol |= MDP5_INTF_POLARITY_CTL_HSYNC_LOW; in mdp5_encoder_mode_set()
150 ctrl_pol |= MDP5_INTF_POLARITY_CTL_VSYNC_LOW; in mdp5_encoder_mode_set()
210 mdp5_write(mdp5_kms, REG_MDP5_INTF_POLARITY_CTL(intf), ctrl_pol); in mdp5_encoder_mode_set()