Home
last modified time | relevance | path

Searched refs:clock_divider (Results 1 – 13 of 13) sorted by relevance

/linux-4.1.27/include/trace/events/
Dhswadsp.h365 __field( uint16_t, clock_divider )
372 __entry->clock_divider = req->clock_divider;
378 (uint32_t)__entry->clock_divider)
/linux-4.1.27/include/video/
Dsh_mobile_lcdc.h179 int clock_divider; member
/linux-4.1.27/sound/soc/intel/haswell/
Dsst-haswell-ipc.h333 u16 clock_divider; member
490 enum sst_hsw_device_mode mode, u32 clock_divider);
Dsst-haswell-ipc.c1395 enum sst_hsw_device_mode mode, u32 clock_divider) in sst_hsw_device_set_config() argument
1406 config.clock_divider = clock_divider; in sst_hsw_device_set_config()
/linux-4.1.27/arch/sh/boards/mach-migor/
Dsetup.c251 .clock_divider = 2,
265 .clock_divider = 10,
/linux-4.1.27/drivers/mfd/
Ddb8500-prcmu.c1675 static u32 clock_divider(unsigned long src_rate, unsigned long rate) in clock_divider() function
1697 div = clock_divider(src_rate, rate); in round_clock_rate()
1793 div = clock_divider(src_rate, rate); in round_dsiclk_rate()
1806 div = clock_divider(src_rate, rate); in round_dsiescclk_rate()
1844 div = clock_divider(src_rate, rate); in set_clock_rate()
1947 div = clock_divider(pll_rate(PRCM_PLLDSI_FREQ, in set_dsiclk_rate()
1965 div = clock_divider(clock_rate(PRCMU_TVCLK), rate); in set_dsiescclk_rate()
/linux-4.1.27/arch/arm/mach-shmobile/
Dboard-armadillo800eva.c446 .clock_divider = 5,
542 .clock_divider = 1,
Dboard-kzm9g.c308 .clock_divider = 5,
/linux-4.1.27/arch/sh/boards/mach-ecovec24/
Dsetup.c1194 lcdc_info.ch[0].clock_divider = 1; in arch_setup()
1206 lcdc_info.ch[0].clock_divider = 2; in arch_setup()
/linux-4.1.27/arch/sh/boards/mach-ap325rxa/
Dsetup.c218 .clock_divider = 1,
/linux-4.1.27/arch/sh/boards/mach-kfr2r09/
Dsetup.c153 .clock_divider = 6,
/linux-4.1.27/arch/sh/boards/mach-se/7724/
Dsetup.c189 .clock_divider = 1,
/linux-4.1.27/drivers/video/fbdev/
Dsh_mobile_lcdcfb.c988 m = ch->cfg->clock_divider; in __sh_mobile_lcdc_start()