Searched refs:and (Results 1 - 200 of 32325) sorted by relevance

1234567891011>>

/linux-4.1.27/arch/cris/include/asm/
H A Dmmu.h2 * CRIS MMU constants and PTE layout
/linux-4.1.27/drivers/iio/common/ssp_sensors/
H A DMakefile2 # Makefile for SSP sensor drivers and commons.
/linux-4.1.27/drivers/scsi/qla4xxx/
H A Dql4_version.h5 * See LICENSE.qla4xxx for copyright and licensing details.
/linux-4.1.27/arch/x86/um/asm/
H A Drequired-features.h5 * Nothing to see, just need something for the i386 and x86_64 asm
/linux-4.1.27/lib/zlib_inflate/
H A Dinfutil.h1 /* infutil.h -- types and macros common to blocks and codes
3 * For conditions of distribution and use, see copyright notice in zlib.h
7 part of the implementation of the compression library and is
/linux-4.1.27/arch/x86/include/asm/
H A Dedac.h4 /* ECC atomic, DMA, SMP and interrupt safe scrub function */
11 * Very carefully read and write to memory atomically so we atomic_scrub()
12 * are interrupt, DMA and SMP safe. atomic_scrub()
H A Dstackprotector.h5 * the stack frame and verifying that it hasn't been overwritten when
7 * and unfortunately gcc requires it to be at a fixed offset from %gs.
8 * On x86_64, the offset is 40 bytes and on x86_32 20 bytes. x86_64
9 * and x86_32 use segment registers differently and thus handles this
12 * On x86_64, %gs is shared by percpu area and stack canary. All
13 * percpu symbols are zero based and %gs points to the base of percpu
16 * %gs is always saved and restored on kernel entry and exit using
22 * entering and leaving the kernel, so the kernel uses %fs for percpu
23 * area and manages %gs lazily so that %gs is switched only when
27 * lazily if stack protector is enabled, so the kernel saves and
28 * restores userland %gs on kernel entry and exit. This behavior is
29 * controlled by CONFIG_X86_32_LAZY_GS and accessors are defined in
47 * head_32 for boot CPU and setup_per_cpu_areas() for others.
56 * and it must always be inlined.
67 * We both use the random pool and the current TSC as a source boot_init_stack_canary()
H A Dcpu_device_id.h6 * Similar in spirit to pci_device_id and related PCI functions
H A Dlocal.h45 * local_sub_and_test - subtract value from variable and test result
49 * Atomically subtracts @i from @l and returns
59 * local_dec_and_test - decrement and test
62 * Atomically decrements @l by 1 and
72 * local_inc_and_test - increment and test
76 * and returns true if the result is zero, or false for all
85 * local_add_negative - add and test if negative
89 * Atomically adds @i to @l and returns true
99 * local_add_return - add and return
103 * Atomically adds @i to @l and returns @i + @l
134 * Returns non-zero if @l was not @u, and zero otherwise.
H A Dsync_bitops.h11 * was cleared before the operation and != 0 if it was not.
23 * This function is atomic and may not be reordered. See __set_bit()
42 * sync_clear_bit() is atomic and may not be reordered. However, it does
44 * you should call smp_mb__before_atomic() and/or smp_mb__after_atomic()
60 * sync_change_bit() is atomic and may not be reordered.
73 * sync_test_and_set_bit - Set a bit and return its old value
77 * This operation is atomic and cannot be reordered.
91 * sync_test_and_clear_bit - Clear a bit and return its old value
95 * This operation is atomic and cannot be reordered.
109 * sync_test_and_change_bit - Change a bit and return its old value
113 * This operation is atomic and cannot be reordered.
H A Dpgtable_32.h12 * This file contains the functions and defines necessary to modify and use
36 * Define this if things work differently on an i386 and an i486: check_pgt_cache()
59 /* Clear a kernel PTE and flush it from the TLB */
69 * kern_addr_valid() is (1) for FLATMEM and (0) for
70 * SPARSEMEM and DISCONTIGMEM
/linux-4.1.27/arch/cris/include/arch-v10/arch/
H A Ddma.h1 /* Defines for using and allocating dma channels. */
8 /* dma0 and dma1 used for network (ethernet) */
12 /* dma2 and dma3 shared by par0, scsi0, ser2 and ata */
22 /* dma4 and dma5 shared by par1, scsi1, ser3 and extdma0 */
32 /* dma6 and dma7 shared by ser0, extdma1 and mem2mem */
40 /* dma8 and dma9 shared by ser1 and usb */
52 dma_ser1, /* Async and sync */
54 dma_ser3, /* Async and sync */
H A Dirq.h2 * Interrupt handling assembler and defines for Linux/CRISv10
13 /* but all the code and constants are offseted to make 0 the first */
26 /* extdma0 and extdma1 is at irq 12 and 13 and/or same as dma5 and dma6 ? */
37 /* 18,19: dma2 and dma3 shared by par0, scsi0, ser2 and ata */
43 /* 20,21: dma4 and dma5 shared by par1, scsi1, ser3 and extdma0 */
49 /* 22,23: dma6 and dma7 shared by ser0, extdma1 and mem2mem */
57 /* 24,25: dma8 and dma9 shared by ser1 and usb */
65 /* usb: controller at irq 31 + uses DMA8 and DMA9 */
86 "move $irp,[$sp=$sp-16]\n\t" /* push instruction pointer and fake SBFS struct */ \
96 /* BLOCK_IRQ and UNBLOCK_IRQ do the same as
97 * crisv10_mask_irq and crisv10_unmask_irq */
113 * do_IRQ (with irq disabled still). after that it unblocks and jumps to
129 "jsr do_IRQ\n\t" /* irq.c, r10 and r11 are arguments */ \
134 /* This is subtle. The timer interrupt is crucial and it should not be disabled for
136 * have been BLOCK'ed, and then softirq's are run before we return here to UNBLOCK.
137 * If the softirq's take too much time to run, the timer irq won't run and the
141 * handler is run and it prioritizes the timer interrupt. However if we had BLOCK'ed
145 * with interrupts disabled, and therefore there will not be an sti() before the
157 "jsr do_IRQ\n\t" /* irq.c, r10 and r11 are arguments */ \
H A Dthread_info.h8 __asm__("and.d $sp,%0; ":"=r" (ti) : "0" (~8191UL)); current_thread_info()
/linux-4.1.27/samples/bpf/
H A Dbpf_load.h12 * . parses 'maps' section and creates maps via BPF syscall
13 * . parses 'license' section and passes it to syscall
14 * . parses elf relocations for BPF maps and adjusts BPF_LD_IMM64 insns by
15 * storing map_fd into insn->imm and marking such insns as BPF_PSEUDO_MAP_FD
19 * and their FDs stored stored in prog_fd array
/linux-4.1.27/arch/arm/mach-mmp/include/mach/
H A Dmfp.h9 * were SLEEP_OE_N, SLEEP_DATA, SLEEP_SEL and the LSB of DRIVE bits.
11 * To cope with this difference and re-use the pxa3xx mfp code as much as
16 * - the reserved bit differs between pxa168 and pxa910, and the
18 * 3. Override MFP_CFG() and MFP_CFG_DRV()
19 * 4. Drop the use of MFP_CFG_LPM() and MFP_CFG_X()
/linux-4.1.27/arch/unicore32/include/mach/
H A Dmap.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
12 * Page table mapping constructs and function prototypes
H A Duncompress.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
/linux-4.1.27/arch/mips/include/asm/
H A Dedac.h6 /* ECC atomic, DMA, SMP and interrupt safe scrub function */
16 * Very carefully read and write to memory atomically atomic_scrub()
17 * so we are interrupt, DMA and SMP safe. atomic_scrub()
H A Dmips_mt.h2 * Definitions and decalrations for MIPS MT support that are common between
3 * the VSMP, and AP/SP kernel models.
11 * How many VPEs and TCs is Linux allowed to use? 0 means no limit.
H A Dprefetch.h2 * This file is subject to the terms and conditions of the GNU General Public
13 * R5000 and RM5200 implements pref and prefx instructions but they're nops, so
18 * StoreRetained and WriteBackInvalidate but not Pref_PrepareForStore.
20 * Hell (and the book on my shelf I can't open ...) know what the R8000 does.
26 * Pref_WriteBackInvalidate is a nop and Pref_PrepareForStore is broken in
29 * VR5500 (including VR5701 and VR7701) only implement load prefetch.
31 * Finally MIPS32 and MIPS64 implement all of the following hints.
36 /* 2 and 3 are reserved */
H A Dtlbmisc.h5 * - add_wired_entry() add a fixed TLB entry, and move wired register
H A Dexec.h2 * This file is subject to the terms and conditions of the GNU General Public
9 * Kevin D. Kissell, kevink@mips.org and Carsten Langgaard, carstenl@mips.com
/linux-4.1.27/arch/s390/include/uapi/asm/
H A Dipcbuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
10 * - 32-bit mode_t and seq
/linux-4.1.27/arch/sh/include/asm/
H A Dshmparam.h7 * This file is subject to the terms and conditions of the GNU General Public
15 * SH-4 and SH-3 7705 have an aliasing dcache. Bump this up to a sensible value
16 * for everyone, and work out the specifics from the probed cache descriptor.
H A Dbl_bit_32.h11 "and %3, %0\n\t" set_bl_bit()
25 "and %2, %0\n\t" clear_bl_bit()
H A Di2c-sh7760.h2 * MMIO/IRQ and platform data for SH7760 I2C channels
/linux-4.1.27/arch/m68k/hp300/
H A Dreboot.S7 * good stuff that head.S did when we started up. The caches and MMU must be
8 * disabled and then we jump back to the PROM. This is a bit gruesome but we put
12 /* XXX Doesn't work yet. Not sure why and can't be bothered to fix it at the moment. */
/linux-4.1.27/drivers/misc/ti-st/
H A DMakefile3 # and its protocol drivers (BT, FM, GPS)
/linux-4.1.27/drivers/scsi/qla2xxx/
H A Dqla_version.h5 * See LICENSE.qla2xxx for copyright and licensing details.
H A Dqla_settings.h5 * See LICENSE.qla2xxx for copyright and licensing details.
/linux-4.1.27/arch/xtensa/include/uapi/asm/
H A Dipcbuf.h5 * Note extra padding because this structure is passed back and forth
6 * between kernel and user space.
16 * - 32-bit mode_t and seq
19 * This file is subject to the terms and conditions of the GNU General
/linux-4.1.27/arch/mips/include/asm/mach-ath79/
H A Dkernel-entry-init.h6 * This program is free software; you can redistribute it and/or modify it
17 * and this cause performance issues. Let's go and change it to
23 and t0, t1
/linux-4.1.27/drivers/gpu/drm/tdfx/
H A DMakefile3 # Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
/linux-4.1.27/fs/nfs_common/
H A DMakefile2 # Makefile for Linux filesystem routines that are shared by client and server.
/linux-4.1.27/arch/mips/power/
H A Dhibernate.c7 /* Avoid TLB mismatch during and after kernel resume */ swsusp_arch_resume()
/linux-4.1.27/arch/powerpc/include/asm/
H A Dgrackle.h5 * Functions for setting up and using a MPC106 northbridge
H A Dppc4xx.h2 * PPC4xx Prototypes and definitions
6 * This is free software; you can redistribute it and/or modify it
H A Dedac.h14 * ECC atomic, DMA, SMP and interrupt safe scrub function.
16 * ECC scrubbing. It reads memory and then writes back the original
17 * value, allowing the hardware to detect and correct memory errors.
26 /* Very carefully read and write to memory atomically atomic_scrub()
27 * so we are interrupt, DMA and SMP safe. atomic_scrub()
H A Dmpc5xxx.h7 * MPC5xxx Prototypes and definitions
9 * This is free software; you can redistribute it and/or modify it
H A Dmpc8260.h2 * Since there are many different boards and no standard configuration,
5 * this one and the configuration switching is done here.
H A Duic.h2 * IBM PPC4xx UIC external definitions and structure.
7 * This program is free software; you can redistribute it and/or modify it
/linux-4.1.27/arch/cris/include/arch-v32/arch/
H A Dthread_info.h9 __asm__ __volatile__ ("and.d $sp, %0" : "=r" (ti) : "0" (~8191UL)); current_thread_info()
H A Dpage.h10 * Macros to convert between physical and virtual addresses. By stripping a
11 * selected bit it's possible to convert between KSEG_x and 0x40000000 where the
/linux-4.1.27/arch/arm/mach-omap2/
H A Dclock3517.h2 * OMAP3517/3505 clock function prototypes and macros
H A Dclock36xx.h2 * OMAP36xx clock function prototypes and macros
H A Dcm44xx.h9 * This program is free software; you can redistribute it and/or modify
13 * OMAP4 has two separate CM blocks, CM1 and CM2. This file contains
14 * macros and function prototypes that are applicable to both.
H A Domap54xx.h2 * Address mappings and base address for OMAP5 interconnects
3 * and peripherals.
9 * This program is free software; you can redistribute it and/or modify
17 * Please place only base defines here and put the rest in device
/linux-4.1.27/arch/alpha/lib/
H A Dstrcat.S35 and $2, $3, $2
37 and $2, 0xf0, $3 # binary search for that set bit
38 and $2, 0xcc, $4
39 and $2, 0xaa, $5
H A Dstrncat.S10 * implementation in lib/string.c and is, IMHO, more sensible.
41 and $2, $3, $2
43 and $2, 0xf0, $3 # binary search for that set bit
44 and $2, 0xcc, $4
45 and $2, 0xaa, $5
67 and $24, 0x80, $2 # no zero next byte
76 1: /* Here we must read the next DST word and clear the first byte. */
H A Dstrlen.S40 and $2, $3, $2
42 and $2, 0x0f, $1
46 and $2, 0x33, $1
50 and $2, 0x55, $1
H A Dmemset.S4 * This is an efficient (and small) implementation of the C library "memset()"
9 * This routine is "moral-ware": you are free to use it any way you wish, and
13 * The scheduling comments are according to the EV5 documentation (and done by
32 and $17,255,$1 /* E1 */
51 and $16,7,$3 /* E0 */
60 mskql $4,$16,$4 /* .. E1 (and possible load stall) */
72 and $18,7,$18 /* .. E1 */
87 mskqh $7,$6,$2 /* .. E1 (and load stall) */
/linux-4.1.27/include/linux/
H A Diocontext.h13 * An io_cq (icq) is association between an io_context (ioc) and a
17 * Elevator can request use of icq by setting elevator_type->icq_size and
18 * ->icq_align. Both size and align must be larger than that of struct
19 * io_cq and elevator can use the tail area for private information. The
21 * the first member followed by private members and using its size and
39 * is called and be holding a reference to the associated io_context.
42 * called and, on destruction, ->elevator_exit_icq_fn(). Both functions
43 * are called with both the associated io_context and queue locks held.
47 * released. Elevators can not and should not try to create or destroy
50 * As icq's are linked from both ioc and q, the locking rules are a bit
55 * - ioc->icq_list and icq->ioc_node are protected by ioc lock.
56 * q->icq_list and icq->q_node by q lock.
58 * - ioc->icq_tree and ioc->icq_hint are protected by ioc lock, while icq
59 * itself is protected by q lock. However, both the indexes and icq
60 * itself are also RCU managed and lookup can be performed holding only
67 * - Linking and unlinking icq's are performed while holding both ioc and q
76 * q_node and ioc_node link io_cq through icq_list of q and ioc
78 * called and shared with __rcu_icq_cache and __rcu_head which are
95 * and kmalloc'ed. These could be shared between processes.
H A Dcrc32.h3 * See linux/lib/crc32.c for license and changes
16 * sequences of bytes, seq1 and seq2 with lengths len1
17 * and len2, crc32_le() check values were calculated
18 * for each, crc1 and crc2.
24 * Return: The crc32_le() check value of seq1 and seq2 concatenated,
25 * requiring only crc1, crc2, and len2. Note: If seq_full denotes
26 * the concatenated memory area of seq1 with seq2, and crc_full
29 * with the same initializer as crc1, and crc2 seed was 0. See
43 * sequences of bytes, seq1 and seq2 with lengths len1
44 * and len2, __crc32c_le() check values were calculated
45 * for each, crc1 and crc2.
51 * Return: The __crc32c_le() check value of seq1 and seq2 concatenated,
52 * requiring only crc1, crc2, and len2. Note: If seq_full denotes
53 * the concatenated memory area of seq1 with seq2, and crc_full
56 * seeded with the same initializer as crc1, and crc2 seed
H A Dcoda.h17 technical and financial contributors to Coda are listed in the file
31 Permission to use, copy, modify and distribute this software and its
33 notice and this permission notice appear in all copies of the
34 software, derivative works or modified versions, and any portions
35 thereof, and that both notices appear in supporting documentation, and
37 and publicity pertaining to direct or indirect use of this code or its
48 improvements or extensions that they make, and to grant Carnegie
H A Dpda_power.h2 * Common power driver for PDAs and phones with one or two external
3 * power supplies (AC/USB) connected to main and backup batteries,
4 * and optional builtin charger.
8 * This program is free software; you can redistribute it and/or modify
H A Dfsl_hypervisor.h2 * Freescale hypervisor ioctl and kernel interface
7 * Redistribution and use in source and binary forms, with or without
10 * notice, this list of conditions and the following disclaimer.
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
24 * This software is provided by Freescale Semiconductor "as is" and any
26 * warranties of merchantability and fitness for a particular purpose are
30 * loss of use, data, or profits; or business interruption) however caused and
52 * The caller should allocate a notifier_block object and initialize the
53 * 'priority' and 'notifier_call' fields.
/linux-4.1.27/arch/unicore32/include/asm/
H A Dmmu.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
H A Dtimex.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
18 /* in FPGA, APB clock is 33M, and OST clock is 32K, */
H A Dbarrier.h2 * Memory barrier implementations for PKUnity SoC and UniCore ISA
6 * This program is free software; you can redistribute it and/or modify
H A Dcputype.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
H A Ddma.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
H A Dfpstate.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
H A Dlinkage.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
H A Dmutex.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
H A Dsuspend.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
H A Dtraps.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
/linux-4.1.27/arch/unicore32/include/uapi/asm/
H A Dunistd.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
H A Dbyteorder.h4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
15 * and word accesses (data or instruction) appear as:
/linux-4.1.27/arch/mips/include/asm/mach-pistachio/
H A Dgpio.h6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
H A Dirq.h6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
/linux-4.1.27/include/uapi/linux/
H A Dkdev_t.h6 Some programs want their definitions of MAJOR and MINOR and MKDEV
H A Dnet_namespace.h4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms and conditions of the GNU General Public License,
H A Dconst.h6 /* Some constant macros are used in both assembler and
8 * 'UL' and other type specifiers unilaterally. We
H A Dreiserfs_fs.h2 * Copyright 1996, 1997, 1998 Hans Reiser, see reiserfs/README for licensing and copyright details
13 * Reiser File System constants and structures
/linux-4.1.27/arch/sh/include/uapi/asm/
H A Dcachectl.h8 #define CACHEFLUSH_D_PURGE 0x3 /* writeback and invalidate */
16 #define DCACHE CACHEFLUSH_D_PURGE /* writeback and flush data cache */
/linux-4.1.27/arch/mips/lasat/image/
H A Dhead.S15 /* image start and size */
19 /* start of kernel and entrypoint in uncompressed image */
/linux-4.1.27/arch/m32r/include/asm/
H A Dbarrier.h2 * This file is subject to the terms and conditions of the GNU General Public
6 * Copyright (C) 2001 Hiroyuki Kondo, Hirokazu Takata, and Hitoshi Yamamoto
H A Dcachectl.h15 #define DCACHE (1<<1) /* writeback and flush data cache */
21 * cachectl(2) is currently not supported and returns ENOSYS.
/linux-4.1.27/tools/perf/util/
H A Dctype.c4 * No surprises, and works with signed and unsigned chars.
H A Dstrfilter.h25 * Parse @rules and return new strfilter. Return NULL if an error detected.
26 * In that case, *@err will indicate where it is detected, and *@err is NULL
32 * strfilter__compare - compare given string and a string filter
36 * Compare @str and @filter. Return true if the str match the rule
/linux-4.1.27/include/asm-generic/
H A Dvga.h11 * recalculate addresses and then access the videoram
14 * Everyone else needs to ioremap the address and use
H A Dserial.h7 * Traditionally, it just describes i8250 and related serial ports
H A Dstring.h7 * memcpy and memset functions though.
H A Dunistd.h6 * invert the logic eventually and let them
/linux-4.1.27/include/clocksource/
H A Dpxa.h2 * PXA clocksource, clockevents, and OST interrupt handlers.
6 * This program is free software; you can redistribute it and/or modify
/linux-4.1.27/sound/soc/codecs/
H A Dts3a227e.h2 * TS3A227E Autonous Audio Accessory Detection and Configureation Switch
6 * This program is free software; you can redistribute it and/or modify
/linux-4.1.27/include/linux/platform_data/
H A Ddavinci_asp.h6 * This program is free software; you can redistribute it and/or
27 * Allowing this is more efficient and eliminates left and right swaps
28 * caused by underruns, but will swap the left and right channels
39 * and MCBSP_CLKS.
47 * This flag works when both clock and FS are outputs for the cpu
48 * and makes clock more accurate (FS is not symmetrical and the
51 * i2s continuous serial clock (I2S_SCK) and it is an externally
90 /* TODO: Fix arch/arm/mach-davinci/ users and remove this define */
H A Dinvensense_mpu6050.h5 * License version 2, as published by the Free Software Foundation, and
6 * may be copied, distributed, and modified under those terms.
24 * platform orientation. The values must be one of 0, 1, or -1 and each row and
H A Di2c-designware.h4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms and conditions of the GNU General Public License,
/linux-4.1.27/arch/tile/include/asm/
H A Datomic.h4 * This program is free software; you can redistribute it and/or
41 * atomic_sub_return - subtract integer and return
45 * Atomically subtracts @i from @v and returns @v - @i
59 * atomic_sub_and_test - subtract value from variable and test result
63 * Atomically subtracts @i from @v and returns true if the result is
69 * atomic_inc_return - increment memory and return
72 * Atomically increments @v by 1 and returns the new value.
77 * atomic_dec_return - decrement memory and return
80 * Atomically decrements @v by 1 and returns the new value.
101 * atomic_dec_and_test - decrement and test
104 * Atomically decrements @v by 1 and returns true if the result is 0.
109 * atomic_inc_and_test - increment and test
112 * Atomically increments @v by 1 and returns true if the result is 0.
121 * Atomically sets @v to @i and returns old @v
134 * Atomically checks if @v holds @o and replaces it with @n if so.
143 * atomic_add_negative - add and test if negative
147 * Atomically adds @i to @v and returns true if the result is
167 * Atomically sets @v to @i and returns old @v
180 * Atomically checks if @v holds @o and replaces it with @n if so.
/linux-4.1.27/include/xen/interface/
H A Dsched.h22 * of this hypercall, supporting only the commands yield, block and shutdown:
25 * @arg == 0 (SCHEDOP_yield and SCHEDOP_block)
38 * reenable event delivery and check for pending events before blocking the
45 * Halt execution of this domain (all VCPUs) and notify the system controller.
69 * in interpreting shutdown requests and reasons for fully-virtualized
87 * Setup, poke and destroy a domain watchdog timer.
91 * With id != 0 and timeout == 0, destroy domain watchdog timer.
92 * With id != 0 and timeout != 0, poke watchdog timer and set new timeout.
105 #define SHUTDOWN_poweroff 0 /* Domain exited normally. Clean up and kill. */
106 #define SHUTDOWN_reboot 1 /* Clean up, kill, and then restart. */
113 * was created but leaving the domain's memory contents and vCPU contexts
114 * intact. This will allow the domain to start over and set up all Xen specific
/linux-4.1.27/arch/mn10300/mm/
H A Dcache-smp-flush.c6 * This program is free software; you can redistribute it and/or
54 * Flush a range of addresses in the data cache on all CPUs, between start and
72 * Flush a range of addresses in the data cache on all CPUs, between start and
86 * mn10300_dcache_flush_inv - Globally flush and invalidate data cache
88 * Flush and invalidate the data cache on all CPUs.
101 * mn10300_dcache_flush_inv_page - Globally flush and invalidate a page of data
103 * @start: The address of the page of memory to be flushed and invalidated.
105 * Flush and invalidate a range of addresses in the data cache on all CPUs
121 * mn10300_dcache_flush_inv_range - Globally flush and invalidate range of data
123 * @start: The start address of the region to be flushed and invalidated.
124 * @end: The end address of the region to be flushed and invalidated.
126 * Flush and invalidate a range of addresses in the data cache on all CPUs,
127 * between start and end-1 inclusive.
140 * mn10300_dcache_flush_inv_range2 - Globally flush and invalidate range of data
142 * @start: The start address of the region to be flushed and invalidated.
143 * @size: The size of the region to be flushed and invalidated.
145 * Flush and invalidate a range of addresses in the data cache on all CPUs,
146 * between start and start+size-1 inclusive.
H A Dcache-dbg-inv-by-tag.S6 * This program is free software; you can redistribute it and/or
43 and L1_CACHE_TAG_MASK,a1
45 # read the tags from the tag RAM, and if they indicate a matching valid
49 and L1_CACHE_TAG_ENTRY,d0
53 and ~(L1_CACHE_DISPARITY-1),a1 # determine comparator base
61 and ~CHCTR_ICEN,d0
64 # and wait for it to calm down
73 and d1,d0
79 and d1,d0
85 and d1,d0
91 and d1,d0
104 # and reenable it
/linux-4.1.27/include/media/
H A Dadv7343.h6 * This program is free software; you can redistribute it and/or
26 * level. All DACs and the internal PLL circuit are disabled.
27 * Registers can be read from and written in sleep mode.
28 * @pll_control: PLL and oversampling control. This control allows internal
29 * PLL 1 circuit to be powered down and the oversampling to be
46 * @sd_dac_out: array configuring SD DAC Outputs 1 and 2
54 * struct adv7343_platform_data - Platform data values and access functions.
/linux-4.1.27/arch/arm/include/asm/
H A Dedac.h5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms and conditions of the GNU General Public License,
20 * ECC atomic, DMA, SMP and interrupt safe scrub function.
22 * ECC scrubbing. It reads memory and then writes back the original
23 * value, allowing the hardware to detect and correct memory errors.
33 /* Very carefully read and write to memory atomically atomic_scrub()
34 * so we are interrupt, DMA and SMP safe. atomic_scrub()
/linux-4.1.27/include/crypto/
H A Dgf128mul.h10 * This program is free software; you can redistribute it and/or modify it
21 The free distribution and use of this software in both source and binary
25 notice, this list of conditions and the following disclaimer;
28 notice, this list of conditions and the following disclaimer
29 in the documentation and/or other associated materials;
42 and/or fitness for purpose.
65 * are left and the lsb's are right. char b[16] is an array and b[0] is
72 * in every byte in little-endian order and the bytes themselves also in
74 * The above buffer represents the polynomial 1, and X^7+X^2+X^1+1 looks
76 * This format was originally implemented in gf128mul and is used
77 * in GCM (Galois/Counter mode) and in ABL (Arbitrary Block Length).
79 * Another convention says: store the bits in bigendian order and the
82 * b[15] = 0x87 and the rest is 0. LRW uses this convention and bbe
89 * in big endian order and the bytes in little endian). The above buffer
90 * represents X^7 in this case and the primitive polynomial is b[0] = 0x87.
98 * Let's look at the bbe and ble format on a little endian machine.
121 * ble (and lbe also) are easier to implement on a little-endian
123 * and lle.
127 * machines this will automatically aligned to wordsize and on a 64-bit
158 /* A slow generic version of gf_mul, implemented for lle and bbe
159 * It multiplies a and b and puts the result in a */
184 /* 64k table optimization, implemented for lle and bbe */
191 * want to multiply and then call gf128_64k_lle with the other
192 * factor in the first argument, the table in the second and a
/linux-4.1.27/arch/m68k/include/asm/
H A Dm53xxsim.h188 /* Bit definitions and macros for MCF_CCM_CCR */
197 /* Bit definitions and macros for MCF_CCM_RCON */
206 /* Bit definitions and macros for MCF_CCM_CIR */
210 /* Bit definitions and macros for MCF_CCM_MISCCR */
221 /* Bit definitions and macros for MCF_CCM_CDR */
225 /* Bit definitions and macros for MCF_CCM_UHCSR */
231 /* Bit definitions and macros for MCF_CCM_UOCSR */
274 /* Bit definitions and macros for MCF_FBCS_CSAR */
277 /* Bit definitions and macros for MCF_FBCS_CSMR */
301 /* Bit definitions and macros for MCF_FBCS_CSCR */
416 /* Bit definitions and macros for MCF_GPIO_PODR_FECH */
426 /* Bit definitions and macros for MCF_GPIO_PODR_FECL */
436 /* Bit definitions and macros for MCF_GPIO_PODR_SSI */
443 /* Bit definitions and macros for MCF_GPIO_PODR_BUSCTL */
449 /* Bit definitions and macros for MCF_GPIO_PODR_BE */
455 /* Bit definitions and macros for MCF_GPIO_PODR_CS */
462 /* Bit definitions and macros for MCF_GPIO_PODR_PWM */
468 /* Bit definitions and macros for MCF_GPIO_PODR_FECI2C */
474 /* Bit definitions and macros for MCF_GPIO_PODR_UART */
484 /* Bit definitions and macros for MCF_GPIO_PODR_QSPI */
492 /* Bit definitions and macros for MCF_GPIO_PODR_TIMER */
498 /* Bit definitions and macros for MCF_GPIO_PODR_LCDDATAH */
502 /* Bit definitions and macros for MCF_GPIO_PODR_LCDDATAM */
512 /* Bit definitions and macros for MCF_GPIO_PODR_LCDDATAL */
522 /* Bit definitions and macros for MCF_GPIO_PODR_LCDCTLH */
525 /* Bit definitions and macros for MCF_GPIO_PODR_LCDCTLL */
535 /* Bit definitions and macros for MCF_GPIO_PDDR_FECH */
545 /* Bit definitions and macros for MCF_GPIO_PDDR_FECL */
555 /* Bit definitions and macros for MCF_GPIO_PDDR_SSI */
562 /* Bit definitions and macros for MCF_GPIO_PDDR_BUSCTL */
568 /* Bit definitions and macros for MCF_GPIO_PDDR_BE */
574 /* Bit definitions and macros for MCF_GPIO_PDDR_CS */
581 /* Bit definitions and macros for MCF_GPIO_PDDR_PWM */
587 /* Bit definitions and macros for MCF_GPIO_PDDR_FECI2C */
593 /* Bit definitions and macros for MCF_GPIO_PDDR_UART */
603 /* Bit definitions and macros for MCF_GPIO_PDDR_QSPI */
611 /* Bit definitions and macros for MCF_GPIO_PDDR_TIMER */
617 /* Bit definitions and macros for MCF_GPIO_PDDR_LCDDATAH */
621 /* Bit definitions and macros for MCF_GPIO_PDDR_LCDDATAM */
631 /* Bit definitions and macros for MCF_GPIO_PDDR_LCDDATAL */
641 /* Bit definitions and macros for MCF_GPIO_PDDR_LCDCTLH */
644 /* Bit definitions and macros for MCF_GPIO_PDDR_LCDCTLL */
654 /* Bit definitions and macros for MCF_GPIO_PPDSDR_FECH */
664 /* Bit definitions and macros for MCF_GPIO_PPDSDR_FECL */
674 /* Bit definitions and macros for MCF_GPIO_PPDSDR_SSI */
681 /* Bit definitions and macros for MCF_GPIO_PPDSDR_BUSCTL */
687 /* Bit definitions and macros for MCF_GPIO_PPDSDR_BE */
693 /* Bit definitions and macros for MCF_GPIO_PPDSDR_CS */
700 /* Bit definitions and macros for MCF_GPIO_PPDSDR_PWM */
706 /* Bit definitions and macros for MCF_GPIO_PPDSDR_FECI2C */
712 /* Bit definitions and macros for MCF_GPIO_PPDSDR_UART */
722 /* Bit definitions and macros for MCF_GPIO_PPDSDR_QSPI */
730 /* Bit definitions and macros for MCF_GPIO_PPDSDR_TIMER */
736 /* Bit definitions and macros for MCF_GPIO_PPDSDR_LCDDATAH */
740 /* Bit definitions and macros for MCF_GPIO_PPDSDR_LCDDATAM */
750 /* Bit definitions and macros for MCF_GPIO_PPDSDR_LCDDATAL */
760 /* Bit definitions and macros for MCF_GPIO_PPDSDR_LCDCTLH */
763 /* Bit definitions and macros for MCF_GPIO_PPDSDR_LCDCTLL */
773 /* Bit definitions and macros for MCF_GPIO_PCLRR_FECH */
783 /* Bit definitions and macros for MCF_GPIO_PCLRR_FECL */
793 /* Bit definitions and macros for MCF_GPIO_PCLRR_SSI */
800 /* Bit definitions and macros for MCF_GPIO_PCLRR_BUSCTL */
806 /* Bit definitions and macros for MCF_GPIO_PCLRR_BE */
812 /* Bit definitions and macros for MCF_GPIO_PCLRR_CS */
819 /* Bit definitions and macros for MCF_GPIO_PCLRR_PWM */
825 /* Bit definitions and macros for MCF_GPIO_PCLRR_FECI2C */
831 /* Bit definitions and macros for MCF_GPIO_PCLRR_UART */
841 /* Bit definitions and macros for MCF_GPIO_PCLRR_QSPI */
849 /* Bit definitions and macros for MCF_GPIO_PCLRR_TIMER */
855 /* Bit definitions and macros for MCF_GPIO_PCLRR_LCDDATAH */
859 /* Bit definitions and macros for MCF_GPIO_PCLRR_LCDDATAM */
869 /* Bit definitions and macros for MCF_GPIO_PCLRR_LCDDATAL */
879 /* Bit definitions and macros for MCF_GPIO_PCLRR_LCDCTLH */
882 /* Bit definitions and macros for MCF_GPIO_PCLRR_LCDCTLL */
892 /* Bit definitions and macros for MCF_GPIO_PAR_FEC */
902 /* Bit definitions and macros for MCF_GPIO_PAR_PWM */
908 /* Bit definitions and macros for MCF_GPIO_PAR_BUSCTL */
923 /* Bit definitions and macros for MCF_GPIO_PAR_FECI2C */
943 /* Bit definitions and macros for MCF_GPIO_PAR_BE */
949 /* Bit definitions and macros for MCF_GPIO_PAR_CS */
959 /* Bit definitions and macros for MCF_GPIO_PAR_SSI */
966 /* Bit definitions and macros for MCF_GPIO_PAR_UART */
992 /* Bit definitions and macros for MCF_GPIO_PAR_QSPI */
1000 /* Bit definitions and macros for MCF_GPIO_PAR_TIMER */
1022 /* Bit definitions and macros for MCF_GPIO_PAR_LCDDATA */
1028 /* Bit definitions and macros for MCF_GPIO_PAR_LCDCTL */
1039 /* Bit definitions and macros for MCF_GPIO_PAR_IRQ */
1046 /* Bit definitions and macros for MCF_GPIO_MSCR_FLEXBUS */
1051 /* Bit definitions and macros for MCF_GPIO_MSCR_SDRAM */
1056 /* Bit definitions and macros for MCF_GPIO_DSCR_I2C */
1059 /* Bit definitions and macros for MCF_GPIO_DSCR_PWM */
1062 /* Bit definitions and macros for MCF_GPIO_DSCR_FEC */
1065 /* Bit definitions and macros for MCF_GPIO_DSCR_UART */
1069 /* Bit definitions and macros for MCF_GPIO_DSCR_QSPI */
1072 /* Bit definitions and macros for MCF_GPIO_DSCR_TIMER */
1075 /* Bit definitions and macros for MCF_GPIO_DSCR_SSI */
1078 /* Bit definitions and macros for MCF_GPIO_DSCR_LCD */
1081 /* Bit definitions and macros for MCF_GPIO_DSCR_DEBUG */
1084 /* Bit definitions and macros for MCF_GPIO_DSCR_CLKRST */
1087 /* Bit definitions and macros for MCF_GPIO_DSCR_IRQ */
1115 /* Bit definitions and macros for MCF_PLL_PODR */
1119 /* Bit definitions and macros for MCF_PLL_PLLCR */
1123 /* Bit definitions and macros for MCF_PLL_PMDR */
1126 /* Bit definitions and macros for MCF_PLL_PFDR */
1164 /* Bit definitions and macros for MCF_SDRAMC_SDMR */
1171 /* Bit definitions and macros for MCF_SDRAMC_SDCR */
1186 /* Bit definitions and macros for MCF_SDRAMC_SDCFG1 */
1195 /* Bit definitions and macros for MCF_SDRAMC_SDCFG2 */
1204 /* Bit definitions and macros for MCF_SDRAMC_SDDS */
1211 /* Bit definitions and macros for MCF_SDRAMC_SDCS */
H A Ddsp56k.h2 * linux/include/asm-m68k/dsp56k.h - defines and declarations for
7 * This file is subject to the terms and conditions of the GNU General Public
23 * writing the bits stored in `out' on HF0 and HF1.
24 * Note that HF2 and HF3 can only be read.
H A Dmachw.h2 ** linux/machw.h -- This header defines some macros and pointers for
7 ** This file is subject to the terms and conditions of the GNU General Public
/linux-4.1.27/drivers/isdn/i4l/
H A Disdn_v110.h7 * This software may be used and distributed according to the terms
16 * isdn_v110_encode will take raw data and encode it using V.110
21 * isdn_v110_decode receives V.110 coded data from the stream and rebuilds
/linux-4.1.27/drivers/net/fddi/skfp/
H A DMakefile13 # Compiling this driver produces some warnings (and some more are
16 # drivers, and fixing it for Linux might bring problems on other
17 # projects. To keep the source common for all those drivers (and
/linux-4.1.27/drivers/pcmcia/
H A Dsa1111_badge4.c10 * This program is free software; you can redistribute it and/or modify
33 * PCM Vcc on BadgePAD 4 can be jumpered for 3v3 (short pins 1 and 3
34 * on JP6) or 5v0 (short pins 3 and 5 on JP6).
38 * PCM Vpp on BadgePAD 4 can be jumpered for 12v0 (short pins 4 and 6
39 * on JP6) or tied to PCM Vcc (short pins 2 and 4 on JP6). N.B.,
46 * and 2 on JP10) or 5v0 (short pins 2 and 3 on JP10).
55 * PCM Vpp, and 5v0 CF Vcc.
59 static int badge4_pcmvcc = 50; /* pins 3 and 5 jumpered on JP6 */
60 static int badge4_pcmvpp = 50; /* pins 2 and 4 jumpered on JP6 */
61 static int badge4_cfvcc = 33; /* pins 1 and 2 jumpered on JP10 */
69 "; re-jumper the board and/or use pcmv=xx,xx,xx\n", complain_about_jumpering()
/linux-4.1.27/arch/sh/kernel/
H A Dirq_32.c6 * This file is subject to the terms and conditions of the GNU General Public
29 "and %1, %0\n\t" arch_local_irq_restore()
49 "and #0xf0, %0\n\t" arch_local_save_flags()
H A Dirq_64.c6 * This file is subject to the terms and conditions of the GNU General Public
29 "and %0, %1, %0\n\t" arch_local_irq_restore()
44 "and %0, %1, %0" arch_local_save_flags()
/linux-4.1.27/drivers/usb/dwc2/
H A DMakefile17 # this location and renamed gadget.c. When building for dynamically linked
18 # modules, dwc2.ko will get built for host mode, peripheral mode, and dual-role
19 # mode. The PCI bus interface module will called dwc2_pci.ko and the platform
/linux-4.1.27/include/sound/
H A Dda9055.h6 * Tested on (Samsung SMDK6410 board + DA9055 EVB) using I2S and I2C
7 * Written by David Chen <david.chen@diasemi.com> and
10 * This program is free software; you can redistribute it and/or modify it
H A Drt5677.h7 * This program is free software; you can redistribute it and/or modify
34 /* jd1 can select 0 ~ 3 as OFF, GPIO1, GPIO2 and GPIO3 respectively */
36 /* jd2 and jd3 can select 0 ~ 3 as
37 OFF, GPIO4, GPIO5 and GPIO6 respectively */
H A Dwm8960.h4 * This program is free software; you can redistribute it and/or modify
21 bool shared_lrclk; /* DAC and ADC LRCLKs are wired together */
/linux-4.1.27/arch/sh/include/mach-x3proto/mach/
H A Dilsel.h19 * Someone thought this was a good idea and less hassle than
23 /* ILSEL0 and 2 */
31 /* ILSEL1 and 3 */
/linux-4.1.27/arch/mips/include/uapi/asm/
H A Dcachectl.h2 * This file is subject to the terms and conditions of the GNU General Public
15 #define DCACHE (1<<1) /* writeback and flush data cache */
21 * cachectl(2) is currently not supported and returns ENOSYS.
H A Dsembuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
/linux-4.1.27/arch/parisc/kernel/
H A Dsys_parisc32.c2 * sys_parisc32.c: Conversion between 32bit and 64bit native syscalls.
9 * These routines maintain argument size conversion between 32bit and 64bit
10 * environment. Based heavily on sys_ia32.c and sys_sparc32.c.
/linux-4.1.27/arch/arm/mach-ixp4xx/include/mach/
H A Dhardware.h7 * This program is free software; you can redistribute it and/or modify
26 /* Register locations and bits */
33 /* Platform helper functions and definitions */
/linux-4.1.27/arch/arm/boot/bootp/
H A DMakefile5 # architecture-specific flags and dependencies.
17 # Note that bootp.lds picks up kernel.o and initrd.o
22 # kernel.o and initrd.o includes a binary image using
/linux-4.1.27/arch/tile/include/gxio/
H A Ddma_queue.h4 * This program is free software; you can redistribute it and/or
19 * DMA queue management APIs shared between TRIO and mPIPE.
28 * State object that tracks a DMA queue's head and tail indices, as
29 * well as the number of commands posted and completed. The
36 * register. These register have identical encodings and provide
61 * Update the "credits_and_next_index" and "hw_complete_count" fields
63 * may have already done this and, importantly, may still be in the
73 * available, and optionally returning a "completion_slot" suitable for
84 * constructing a constant that subtracts N credits and adds N to __gxio_dma_queue_reserve()
85 * the index, and using fetchaddgez to only apply it if the credits __gxio_dma_queue_reserve()
118 * once (knowing that we have reserved a slot, and thus, it will __gxio_dma_queue_reserve()
119 * be "basically" accurate), and combine its high 40 bits with __gxio_dma_queue_reserve()
120 * the 24 bit "slot", and handle "wrapping" by adding "1 << 24" __gxio_dma_queue_reserve()
131 * If any of our slots mod 256 were equivalent to 0, go ahead and __gxio_dma_queue_reserve()
132 * collect some egress credits, and update "hw_complete_count", and __gxio_dma_queue_reserve()
155 * Note that this function requires a "completion slot", and thus
/linux-4.1.27/arch/arm/mach-mvebu/
H A Dcoherency_ll.S63 * configuration and control registers. Note that the mask is already
70 and r3, r3, #15
78 * ll_add_cpu_to_smp_group(), ll_enable_coherency() and
81 * that tracks transactions to Device and/or SO memory and thanks to
88 * As r0 is not modified by ll_get_coherency_base() and
90 * and avoid it being modified by the branch and link
92 * CPU boot, and no stack is available at this point.
113 * As r0 is not modified by ll_get_coherency_base() and
115 * and avoid it being modified by the branch and link
117 * CPU boot, and no stack is available at this point.
140 * As r0 is not modified by ll_get_coherency_base() and
142 * and avoid it being modified by the branch and link
144 * CPU boot, and no stack is available at this point.
/linux-4.1.27/arch/arm/mm/
H A Dabort-lv4t.S14 * abort here if the I-TLB and D-TLB aren't seeing the same
22 bic r1, r1, #1 << 11 | 1 << 10 @ clear bits 11 and 10 of FSR
31 and r7, r8, #15 << 24
61 and r6, r8, r7
62 and r9, r8, r7, lsl #1
64 and r9, r8, r7, lsl #2
66 and r9, r8, r7, lsl #3
70 and r6, r6, #15 @ r6 = no. of registers to transfer.
71 and r9, r8, #15 << 16 @ Extract 'n' from instruction
83 and r9, r8, #0x00f @ get Rm / low nibble of immediate value
89 and r9, r8, #15 << 16 @ Extract 'n' from instruction
103 and r9, r8, #15 << 16 @ Extract 'n' from instruction
115 and r7, r8, #15 @ Extract 'm' from instruction
119 and r7, r8, #0x70 @ get shift type
160 and r7, r8, #15 << 12
191 and r6, r8, #0x55 @ hweight8(r8) + R bit
192 and r9, r8, #0xaa
194 and r9, r6, #0xcc
195 and r6, r6, #0x33
199 and r6, r6, #15 @ number of regs to transfer
208 and r6, r8, #0x55 @ hweight8(r8)
209 and r9, r8, #0xaa
211 and r9, r6, #0xcc
212 and r6, r6, #0x33
215 and r9, r8, #7 << 8
217 and r6, r6, #15 @ number of regs to transfer
H A Dabort-macro.S2 * The ARM LDRD and Thumb LDRSB instructions use bit 20/11 (ARM/Thumb)
5 * during an abort the instructions will be treated as a write and the
16 and \tmp, \tmp, # 0xfe00 @ Mask opcode field
35 and \tmp, \insn, #0x000000f0 @ [7:4] == 1101
H A Dcopypage-feroceon.c6 * This program is free software; you can redistribute it and/or modify
10 * This handles copy_user_highpage and clear_user_page on Feroceon
33 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D line\n\ feroceon_copy_user_page()
37 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D line\n\ feroceon_copy_user_page()
41 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D line\n\ feroceon_copy_user_page()
45 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D line\n\ feroceon_copy_user_page()
49 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D line\n\ feroceon_copy_user_page()
53 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D line\n\ feroceon_copy_user_page()
57 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D line\n\ feroceon_copy_user_page()
61 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D line\n\ feroceon_copy_user_page()
98 mcr p15, 0, %0, c7, c14, 1 @ clean and invalidate D line\n\ feroceon_clear_user_highpage()
/linux-4.1.27/drivers/net/ethernet/amd/
H A Dhplance.h1 /* Random defines and structures for the HP Lance driver.
3 * Based on the Sun Lance driver and the NetBSD HP Lance driver
10 /* Control and status bits for the status register */
21 * memory and NVRAM:
/linux-4.1.27/drivers/net/ethernet/neterion/vxge/
H A Dvxge-version.h2 * This software may be used and distributed according to the terms of
4 * Drivers based on or derived from this code fall under the GPL and must
5 * retain the authorship, copyright and license notice. This file is not
6 * a complete program and may only be used when the entire operating
/linux-4.1.27/drivers/gpu/drm/ast/
H A DMakefile3 # Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
/linux-4.1.27/drivers/gpu/drm/exynos/
H A Dexynos_drm_buf.h6 * This program is free software; you can redistribute it and/or modify it
15 /* create and initialize buffer object. */
23 /* allocate physical memory region and setup sgt. */
28 /* release physical memory region, and sgt. */
/linux-4.1.27/drivers/gpu/drm/i810/
H A DMakefile3 # Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
/linux-4.1.27/drivers/gpu/drm/mga/
H A DMakefile3 # Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
/linux-4.1.27/drivers/crypto/caam/
H A DMakefile2 # Makefile for the CAAM backend and dependent components
/linux-4.1.27/arch/x86/lib/
H A Dmisc.c4 * (Typed on and submitted from hpa's mobile phone.)
/linux-4.1.27/arch/x86/power/
H A DMakefile1 # __restore_processor_state() restores %gs after S3 resume and so should not
/linux-4.1.27/drivers/gpu/drm/r128/
H A DMakefile3 # Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
/linux-4.1.27/arch/mips/boot/compressed/
H A Dhead.S2 * This file is subject to the terms and conditions of the GNU General Public
7 * Written by Ralf Baechle and Andreas Busse
10 * Modified for DECStation and hence R3000 support by Paul M. Antoine
11 * Further modifications by David S. Miller and Harald Koerfgen
/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/thermal/
H A Dthermal.h13 /* On cooling devices upper and lower limits */
/linux-4.1.27/drivers/gpu/drm/rockchip/
H A DMakefile3 # Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
/linux-4.1.27/drivers/gpu/drm/savage/
H A DMakefile3 # Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
/linux-4.1.27/drivers/gpu/drm/sis/
H A DMakefile3 # Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
/linux-4.1.27/drivers/gpu/drm/via/
H A DMakefile3 # Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher.
/linux-4.1.27/drivers/usb/core/
H A DMakefile2 # Makefile for USB Core files and filesystem
/linux-4.1.27/drivers/media/dvb-frontends/
H A Dtc90522.h6 * This program is free software; you can redistribute it and/or
18 * The demod has 4 input (2xISDB-T and 2xISDB-S),
19 * and provides independent sub modules for each input.
20 * As the sub modules work in parallel and have the separate i2c addr's,
/linux-4.1.27/drivers/pnp/
H A DMakefile2 # Makefile for the Linux Plug-and-Play Support.
/linux-4.1.27/include/scsi/
H A Dosd_types.h2 * osd_types.h - Types and constants which are not part of the protocol.
10 * This program is free software; you can redistribute it and/or modify
13 * Contains types and constants that are implementation specific and are
H A Dscsicam.h6 * (Unix and Linux consulting and custom programming)
/linux-4.1.27/include/linux/pinctrl/
H A Dpinctrl-state.h7 * into as default, usually this means the pins are up and ready to
9 * hogs to configure muxing and pins at boot, and also as a state
10 * to go into when returning from sleep and idle in
/linux-4.1.27/include/linux/spi/
H A Dad7879.h3 /* Touchscreen characteristics vary between boards and models. The
15 bool swap_xy; /* swap x and y axes */
17 /* [0..255] 0=OFF Starts at 1=550us and goes
21 /* [0..15] Starts at 0=128us and goes all the
/linux-4.1.27/arch/sh/boards/mach-ecovec24/
H A DMakefile4 # This file is subject to the terms and conditions of the GNU General Public
/linux-4.1.27/arch/mn10300/lib/
H A Dbitops.c6 * This program is free software; you can redistribute it and/or
15 * try flipping a bit using BSET and BCLR
34 * try flipping a bit using BSET and BCLR and returning the old value
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/thermal/
H A Dthermal.h13 /* On cooling devices upper and lower limits */
/linux-4.1.27/arch/powerpc/include/uapi/asm/
H A Dipcbuf.h6 * kern_ipc_perm as we have always had 32-bit UIDs and GIDs in the
8 * and forth between kernel and user space. Pad space is left for:
12 * This program is free software; you can redistribute it and/or
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/thermal/
H A Dthermal.h13 /* On cooling devices upper and lower limits */
/linux-4.1.27/arch/frv/include/asm/
H A Dtimex.h7 #define CLOCK_TICK_FACTOR 20 /* Factor of both 1000000 and CLOCK_TICK_RATE */
/linux-4.1.27/arch/hexagon/include/asm/
H A Dtimer-regs.h6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 and
31 * release 1.1, and then it's "adjustable" and probably not defaulted.
/linux-4.1.27/arch/ia64/include/asm/
H A Dmmu.h7 * (e.g., as done in activate_mm() and init_new_context()).
/linux-4.1.27/arch/m68k/coldfire/
H A Dreset.c6 * This file is subject to the terms and conditions of the GNU General Public
20 * the CPU. But there are couple of exceptions, the 5272 and the 547x
21 * have something completely special to them, and we let their specific
29 /* Set watchdog to soft reset, and enabled */ mcf_cpu_reset()
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/thermal/
H A Dthermal.h13 /* On cooling devices upper and lower limits */
/linux-4.1.27/arch/arm/mach-rpc/include/mach/
H A Dmemory.h6 * This program is free software; you can redistribute it and/or modify
14 * 08-Feb-1998 RMK Added __virt_to_bus and __bus_to_virt
16 * RMK Added TASK_SIZE and PAGE_OFFSET
29 * are offset by 128MB and can cover 128MB, so that gives us a maximum
/linux-4.1.27/arch/arm/include/asm/hardware/
H A Darm_timer.h5 * ARM timer implementation, found in Integrator, Versatile and Realview
6 * platforms. Not all platforms support all registers and bits in these
8 * CP, V for Versatile and R for Realview.
10 * Integrator AP has 16-bit timers, Integrator CP, Versatile and Realview
/linux-4.1.27/arch/arm/include/debug/
H A Dexynos.S5 * This program is free software; you can redistribute it and/or modify
10 /* pull in the relevant register and map files. */
20 * aligned and add in the offset when we load the value here.
25 and \tmp, \tmp, #0xf0
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/thermal/
H A Dthermal.h13 /* On cooling devices upper and lower limits */
/linux-4.1.27/include/dt-bindings/thermal/
H A Dthermal.h13 /* On cooling devices upper and lower limits */
/linux-4.1.27/include/linux/i2c/
H A Dds620.h7 /* platform data for the DS620 temperature sensor and thermostat */
H A Dmax6639.h6 /* platform data for the MAX6639 temperature sensor and fan control */
/linux-4.1.27/arch/parisc/include/asm/
H A Dsuperio.h7 /* Config Space Offsets to configuration and base address registers */
19 #define CFG_IR_SER 0x69 /* Serial 1 [0:3] and Serial 2 [4:7] */
20 #define CFG_IR_PFD 0x6a /* Parallel [0:3] and Floppy [4:7] */
21 #define CFG_IR_IDE 0x6b /* IDE1 [0:3] and IDE2 [4:7] */
22 #define CFG_IR_INTAB 0x6c /* PCI INTA [0:3] and INT B [4:7] */
23 #define CFG_IR_INTCD 0x6d /* PCI INTC [0:3] and INT D [4:7] */
24 #define CFG_IR_PS2 0x6e /* PS/2 KBINT [0:3] and Mouse [4:7] */
25 #define CFG_IR_FXBUS 0x6f /* FXIRQ[0] [0:3] and FXIRQ[1] [4:7] */
26 #define CFG_IR_USB 0x70 /* FXIRQ[2] [0:3] and USB [4:7] */
27 #define CFG_IR_ACPI 0x71 /* ACPI SCI [0:3] and reserved [4:7] */
68 * This could be fixed by checking to see if function 1 exists, and
/linux-4.1.27/drivers/infiniband/hw/ehca/
H A Dehca_irq.h4 * Function definitions and structs for EQs, NEQs and interrupts
13 * This source code is distributed under a dual license of GPL v2.0 and OpenIB
18 * Redistribution and use in source and binary forms, with or without
22 * list of conditions and the following disclaimer.
25 * this list of conditions and the following disclaimer in the documentation
26 * and/or other materials
/linux-4.1.27/drivers/net/bonding/
H A Dbonding_priv.h5 * NCM: Network and Communications Management, Inc.
10 * This software may be used and distributed according to the terms
/linux-4.1.27/arch/x86/include/uapi/asm/
H A Dsembuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
/linux-4.1.27/arch/xtensa/include/asm/
H A Dshmparam.h4 * This file is subject to the terms and conditions of the GNU General
13 * Xtensa can have variable size caches, and if
/linux-4.1.27/arch/sparc/include/uapi/asm/
H A Dipcbuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
/linux-4.1.27/arch/sparc/kernel/
H A Dgetsetcc.S6 and %o1, 0xf, %o1
20 and %o2, %o3, %o2
/linux-4.1.27/arch/um/include/shared/
H A Dkern.h10 * from kernel code and for which writing a wrapper is too much of a pain.
12 * only into kernel code, and user-space includes conflict with kernel
/linux-4.1.27/arch/unicore32/mm/
H A Dextable.c4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
H A Dproc-syms.c4 * Code specific to PKUnity SoC and UniCore ISA
8 * This program is free software; you can redistribute it and/or modify
/linux-4.1.27/arch/mips/include/asm/mach-cavium-octeon/
H A Dspaces.h2 * This file is subject to the terms and conditions of the GNU General Public
14 /* They are all the same and some OCTEON II cores cannot handle 0xa8.. */
/linux-4.1.27/arch/mips/include/asm/mach-ip22/
H A Dwar.h2 * This file is subject to the terms and conditions of the GNU General Public
12 * R4600 CPU modules for the Indy come with both V1.7 and V2.0 processors.
/linux-4.1.27/drivers/media/common/
H A Dcypress_firmware.h6 * and 2 based devices.
17 /* commonly used firmware download types and function */
/linux-4.1.27/include/net/netfilter/
H A Dxt_rateest.h5 /* keep lock and bstats on same cache line to speedup xt_rateest_tg() */
8 /* keep rstats and lock on same cache line to speedup xt_rateest_mt() */
/linux-4.1.27/include/linux/sunrpc/
H A Dgss_asn1.h7 * lib/gssapi/krb5/gssapiP_krb5.h, and others
24 * WITHIN THAT CONSTRAINT, permission to use, copy, modify, and
25 * distribute this software and its documentation for any purpose and
27 * notice appear in all copies and that both that copyright notice and
28 * this permission notice appear in supporting documentation, and that
32 * your software as modified software and not distribute it in such a
/linux-4.1.27/arch/mips/kvm/
H A Dopcode.h2 * This file is subject to the terms and conditions of the GNU General Public
19 /* COP0 opcodes (only if COP0 and CO=1): */
/linux-4.1.27/arch/mips/pistachio/
H A Dirq.c6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
/linux-4.1.27/arch/mn10300/include/asm/
H A Dlinkage.h1 /* MN10300 Linkage and calling-convention overrides
6 * This program is free software; you can redistribute it and/or
/linux-4.1.27/arch/mn10300/include/uapi/asm/
H A Dsembuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
/linux-4.1.27/arch/nios2/mm/
H A Dextable.c4 * Implemented by fredrik.markstrom@gmail.com and ivarholmqvist@gmail.com
6 * This file is subject to the terms and conditions of the GNU General Public
/linux-4.1.27/arch/arm64/include/asm/
H A Dacenv.h2 * ARM64 specific ACPICA environments and implementation
8 * This program is free software; you can redistribute it and/or modify
/linux-4.1.27/arch/avr32/include/uapi/asm/
H A Dsembuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
/linux-4.1.27/arch/blackfin/include/asm/
H A Dbarrier.h34 * rmb() on most CPUs, and is never heavier weight than is
38 * and the compiler.
42 * memory_barrier() for examples and URLs to more information.
45 * value of "a" is zero, "b" is one, and "p" is "&a"):
57 * because the read of "*q" depends on the read of "p" and these
59 * the following code, with the same initial values for "a" and "b":
72 * the read of "a" and the read of "b". Therefore, on some CPUs, such
73 * as Alpha, "y" could be set to 3 and "x" to 0. Use rmb()
/linux-4.1.27/arch/cris/include/uapi/asm/
H A Dsembuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
/linux-4.1.27/arch/frv/include/uapi/asm/
H A Dsembuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
/linux-4.1.27/arch/ia64/include/uapi/asm/
H A Dsembuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
/linux-4.1.27/arch/m32r/include/uapi/asm/
H A Dsembuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
/linux-4.1.27/arch/m32r/lib/
H A Dstrlen.S29 sub r0, r5 || and r4, r7
30 and r4, r0
33 sub r1, r5 || and r4, r7
34 and r4, r1 || addi r2, #4
78 and r4, r7 ; return 0;
79 and r4, r0
86 and r4, r7 ; return 0;
87 and r4, r1
/linux-4.1.27/arch/arm/mach-pxa/include/mach/
H A Dvpac270.h2 * GPIOs and interrupts for Voipac PXA270
7 * This program is free software; you can redistribute it and/or modify
/linux-4.1.27/arch/arm/plat-samsung/include/plat/
H A Dirq-uart.h6 * Header file for Samsung SoC UART IRQ demux for S3C64XX and later
8 * This program is free software; you can redistribute it and/or modify
H A Dregs-irqtype.h9 * This program is free software; you can redistribute it and/or modify
14 /* values for S3C2410_EXTINT0/1/2 and other cpus in the series, including
/linux-4.1.27/arch/arm/mach-ebsa110/include/mach/
H A Dmemory.h6 * This program is free software; you can redistribute it and/or modify
14 * RMK Moved TASK_SIZE and PAGE_OFFSET here
/linux-4.1.27/arch/arm/mach-keystone/
H A Dkeystone.h6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
H A Dmemory.h5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms and conditions of the GNU General Public License,
/linux-4.1.27/arch/alpha/include/asm/
H A Dbarrier.h19 * rmb() on most CPUs, and is never heavier weight than is
23 * and the compiler.
27 * memory_barrier() for examples and URLs to more information.
30 * value of "a" is zero, "b" is one, and "p" is "&a"):
42 * because the read of "*q" depends on the read of "p" and these
44 * the following code, with the same initial values for "a" and "b":
57 * the read of "a" and the read of "b". Therefore, on some CPUs, such
58 * as Alpha, "y" could be set to 3 and "x" to 0. Use rmb()
/linux-4.1.27/arch/alpha/include/uapi/asm/
H A Dsembuf.h6 * Note extra padding because this structure is passed back and forth
7 * between kernel and user space.
/linux-4.1.27/fs/coda/
H A Dcoda_cache.h19 /* for downcalls and attributes and lookups */
/linux-4.1.27/net/hsr/
H A Dhsr_forward.h1 /* Copyright 2011-2014 Autronica Fire and Security AS
3 * This program is free software; you can redistribute it and/or modify it
/linux-4.1.27/include/linux/iio/
H A Dtypes.h1 /* industrial I/O data types needed both in and out of kernel
5 * This program is free software; you can redistribute it and/or modify it
/linux-4.1.27/fs/ntfs/
H A Dindex.h7 * This program/include file is free software; you can redistribute it and/or
40 * @is_in_root: 'true' if @entry is in @ir and 'false' if it is in @ia
41 * @ir: index root if @is_in_root and NULL otherwise
42 * @actx: attribute search context if @is_in_root and NULL otherwise
43 * @base_ni: base inode if @is_in_root and NULL otherwise
44 * @ia: index block if @is_in_root is 'false' and NULL otherwise
45 * @page: page if @is_in_root is 'false' and NULL otherwise
49 * @entry is the index entry described by this context. @data and @data_len
50 * are the index entry data and its length in bytes, respectively. @data
54 * by the attribute search context @actx and the base inode @base_ni. @ia and
57 * If @is_in_root is 'false', @entry is in the index allocation attribute and @ia
58 * and @page point to the index allocation block and the mapped, locked page it
59 * is in, respectively. @ir, @actx and @base_ni are NULL in this case.
64 * @entry and its @data without having to allocate a buffer and copy the @entry
65 * and/or its @data into it.
67 * When finished with the @entry and its @data, call ntfs_index_ctx_put() to
68 * free the context and other associated resources.
71 * immediately after the modification and either ntfs_index_entry_mark_dirty()
127 * record, and hence the index root attribute, will be written out to disk
134 * too (I_DIRTY_PAGES) and this in turn ensures the page buffers, and hence the

Completed in 3898 milliseconds

1234567891011>>