Searched refs:VF610_CLK_PLL5 (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dvf610-clock.h185 #define VF610_CLK_PLL5 172 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dvf610-clock.h185 #define VF610_CLK_PLL5 172 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dvf610-clock.h185 #define VF610_CLK_PLL5 172 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dvf610-clock.h185 #define VF610_CLK_PLL5 172 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dvf610-clock.h185 #define VF610_CLK_PLL5 172 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dvf610-clock.h185 #define VF610_CLK_PLL5 172 macro
/linux-4.1.27/arch/arm/mach-imx/
H A Dclk-vf610.c177 clk[VF610_CLK_PLL5] = imx_clk_pllv3(IMX_PLLV3_ENET, "pll5", "pll5_bypass_src", PLL5_CTRL, 0x3); vf610_clocks_init()
194 clk_set_parent(clk[VF610_PLL5_BYPASS], clk[VF610_CLK_PLL5]); vf610_clocks_init()

Completed in 110 milliseconds