Searched refs:VF610_CLK_PLL1_PFD4 (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dvf610-clock.h28 #define VF610_CLK_PLL1_PFD4 15 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dvf610-clock.h28 #define VF610_CLK_PLL1_PFD4 15 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dvf610-clock.h28 #define VF610_CLK_PLL1_PFD4 15 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dvf610-clock.h28 #define VF610_CLK_PLL1_PFD4 15 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dvf610-clock.h28 #define VF610_CLK_PLL1_PFD4 15 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dvf610-clock.h28 #define VF610_CLK_PLL1_PFD4 15 macro
/linux-4.1.27/arch/arm/mach-imx/
H A Dclk-vf610.c211 clk[VF610_CLK_PLL1_PFD4] = imx_clk_pfd("pll1_pfd4", "pll1_sys", PFD_PLL1_BASE, 3); vf610_clocks_init()
389 clk_set_parent(clk[VF610_CLK_QSPI0_SEL], clk[VF610_CLK_PLL1_PFD4]); vf610_clocks_init()
394 clk_set_parent(clk[VF610_CLK_QSPI1_SEL], clk[VF610_CLK_PLL1_PFD4]); vf610_clocks_init()

Completed in 104 milliseconds