Home
last modified time | relevance | path

Searched refs:UART_LCR (Results 1 – 39 of 39) sorted by relevance

/linux-4.1.27/drivers/staging/media/lirc/
Dlirc_sir.c572 soutp(UART_LCR, sinp(UART_LCR) & (~UART_LCR_DLAB)); in init_hardware()
579 soutp(UART_LCR, sinp(UART_LCR) | UART_LCR_DLAB); in init_hardware()
586 soutp(UART_LCR, sinp(UART_LCR) & (~UART_LCR_DLAB)); in init_hardware()
618 soutp(UART_LCR, sinp(UART_LCR) | UART_LCR_DLAB); in init_hardware()
625 soutp(UART_LCR, UART_LCR_WLEN8); in init_hardware()
633 outb(UART_LCR_DLAB | UART_LCR_WLEN7, io + UART_LCR); in init_hardware()
636 outb(UART_LCR_WLEN7, io + UART_LCR); in init_hardware()
782 soutp(UART_LCR, UART_LCR_DLAB | UART_LCR_WLEN8); in init_act200()
789 soutp(UART_LCR, UART_LCR_WLEN8); in init_act200()
821 soutp(UART_LCR, sinp(UART_LCR) | UART_LCR_DLAB); in init_act200()
[all …]
Dlirc_serial.c738 soutp(UART_LCR, sinp(UART_LCR) & (~UART_LCR_DLAB)); in hardware_init_port()
766 soutp(UART_LCR, sinp(UART_LCR) | UART_LCR_DLAB); in hardware_init_port()
771 soutp(UART_LCR, UART_LCR_WLEN7); in hardware_init_port()
862 soutp(UART_LCR, sinp(UART_LCR) & (~UART_LCR_DLAB)); in set_use_inc()
877 soutp(UART_LCR, sinp(UART_LCR) & (~UART_LCR_DLAB)); in set_use_dec()
1017 soutp(UART_LCR, sinp(UART_LCR) & (~UART_LCR_DLAB)); in lirc_serial_suspend()
/linux-4.1.27/arch/powerpc/kernel/
Dudbg_16550.c24 #define UART_LCR 3 macro
33 #define UART_DLAB UART_LCR
114 udbg_uart_out(UART_LCR, 0x00); in udbg_uart_setup()
117 udbg_uart_out(UART_LCR, LCR_DLAB); in udbg_uart_setup()
121 udbg_uart_out(UART_LCR, 0x3); in udbg_uart_setup()
133 old_lcr = udbg_uart_in(UART_LCR); in udbg_probe_uart_speed()
136 udbg_uart_out(UART_LCR, old_lcr | LCR_DLAB); in udbg_probe_uart_speed()
150 udbg_uart_out(UART_LCR, old_lcr); in udbg_probe_uart_speed()
/linux-4.1.27/drivers/tty/serial/
Domap-serial.c706 lcr = serial_in(up, UART_LCR); in serial_omap_set_mctrl()
707 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in serial_omap_set_mctrl()
713 serial_out(up, UART_LCR, lcr); in serial_omap_set_mctrl()
731 serial_out(up, UART_LCR, up->lcr); in serial_omap_break_ctl()
783 serial_out(up, UART_LCR, UART_LCR_WLEN8); in serial_omap_startup()
836 serial_out(up, UART_LCR, serial_in(up, UART_LCR) & ~UART_LCR_SBC); in serial_omap_shutdown()
960 serial_out(up, UART_LCR, cval); /* reset DLAB */ in serial_omap_set_termios()
970 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_A); in serial_omap_set_termios()
973 serial_out(up, UART_LCR, 0); in serial_omap_set_termios()
975 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in serial_omap_set_termios()
[all …]
Dsunsu.c614 serial_out(up, UART_LCR, up->lcr); in sunsu_break_ctl()
628 serial_outp(up, UART_LCR, 0xBF); in sunsu_startup()
631 serial_outp(up, UART_LCR, 0); in sunsu_startup()
633 serial_outp(up, UART_LCR, 0xBF); in sunsu_startup()
635 serial_outp(up, UART_LCR, 0); in sunsu_startup()
691 serial_outp(up, UART_LCR, UART_LCR_WLEN8); in sunsu_startup()
755 serial_out(up, UART_LCR, serial_inp(up, UART_LCR) & ~UART_LCR_SBC); in sunsu_shutdown()
883 serial_outp(up, UART_LCR, 0xBF); in sunsu_change_speed()
886 serial_outp(up, UART_LCR, cval | UART_LCR_DLAB);/* set DLAB */ in sunsu_change_speed()
891 serial_outp(up, UART_LCR, cval); /* reset DLAB */ in sunsu_change_speed()
[all …]
Dm32r_sio_reg.h52 #define UART_LCR 0 /* Out: Line Control Register */ macro
92 #define UART_LCR 0 /* Out: Line Control Register */ macro
Dvr41xx_siu.c304 lcr = siu_read(port, UART_LCR); in siu_break_ctl()
309 siu_write(port, UART_LCR, lcr); in siu_break_ctl()
471 siu_write(port, UART_LCR, UART_LCR_WLEN8); in siu_startup()
501 lcr = siu_read(port, UART_LCR); in siu_shutdown()
503 siu_write(port, UART_LCR, lcr); in siu_shutdown()
583 siu_write(port, UART_LCR, lcr | UART_LCR_DLAB); in siu_set_termios()
588 siu_write(port, UART_LCR, lcr); in siu_set_termios()
Dpxa.c334 serial_out(up, UART_LCR, up->lcr); in serial_pxa_break_ctl()
378 serial_out(up, UART_LCR, UART_LCR_WLEN8); in serial_pxa_startup()
425 serial_out(up, UART_LCR, serial_in(up, UART_LCR) & ~UART_LCR_SBC); in serial_pxa_shutdown()
537 serial_out(up, UART_LCR, cval | UART_LCR_DLAB); /* set DLAB */ in serial_pxa_set_termios()
548 serial_out(up, UART_LCR, cval); /* reset DLAB */ in serial_pxa_set_termios()
Dpch_uart.c343 "LCR: \t0x%02x\n", ioread8(priv->membase + UART_LCR)); in port_show_regs()
354 lcr = ioread8(priv->membase + UART_LCR); in port_show_regs()
355 iowrite8(PCH_UART_LCR_DLAB, priv->membase + UART_LCR); in port_show_regs()
360 iowrite8(lcr, priv->membase + UART_LCR); in port_show_regs()
491 iowrite8(PCH_UART_LCR_DLAB, priv->membase + UART_LCR); in pch_uart_hal_set_line()
494 iowrite8(lcr, priv->membase + UART_LCR); in pch_uart_hal_set_line()
633 lcr = ioread8(priv->membase + UART_LCR); in pch_uart_hal_set_break()
639 iowrite8(lcr, priv->membase + UART_LCR); in pch_uart_hal_set_break()
Dserial-tegra.c233 tegra_uart_write(tup, lcr, UART_LCR); in tegra_uart_break_ctl()
296 tegra_uart_write(tup, lcr, UART_LCR); in tegra_set_baudrate()
302 tegra_uart_write(tup, lcr, UART_LCR); in tegra_set_baudrate()
1151 tegra_uart_write(tup, lcr, UART_LCR); in tegra_uart_set_termios()
/linux-4.1.27/arch/powerpc/platforms/embedded6xx/
Dls_uart.c66 out_8(avr_addr + UART_LCR, cval); /* initialise UART */ in avr_uart_configure()
72 out_8(avr_addr + UART_LCR, cval); /* Set character format */ in avr_uart_configure()
74 out_8(avr_addr + UART_LCR, cval | UART_LCR_DLAB); /* set DLAB */ in avr_uart_configure()
77 out_8(avr_addr + UART_LCR, cval); /* reset DLAB */ in avr_uart_configure()
/linux-4.1.27/drivers/tty/
Dmxser.c296 oldlcr = inb(baseio + UART_LCR); in mxser_enable_must_enchance_mode()
297 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR); in mxser_enable_must_enchance_mode()
303 outb(oldlcr, baseio + UART_LCR); in mxser_enable_must_enchance_mode()
312 oldlcr = inb(baseio + UART_LCR); in mxser_disable_must_enchance_mode()
313 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR); in mxser_disable_must_enchance_mode()
319 outb(oldlcr, baseio + UART_LCR); in mxser_disable_must_enchance_mode()
328 oldlcr = inb(baseio + UART_LCR); in mxser_set_must_xon1_value()
329 outb(MOXA_MUST_ENTER_ENCHANCE, baseio + UART_LCR); in mxser_set_must_xon1_value()
337 outb(oldlcr, baseio + UART_LCR); in mxser_set_must_xon1_value()
345 oldlcr = inb(baseio + UART_LCR); in mxser_set_must_xoff1_value()
[all …]
/linux-4.1.27/drivers/tty/serial/8250/
D8250_early.c120 serial8250_early_out(port, UART_LCR, 0x3); /* 8n1 */ in init_port()
127 c = serial8250_early_in(port, UART_LCR); in init_port()
128 serial8250_early_out(port, UART_LCR, c | UART_LCR_DLAB); in init_port()
131 serial8250_early_out(port, UART_LCR, c & ~UART_LCR_DLAB); in init_port()
D8250_core.c544 p->serial_in(p, UART_LCR); /* safe, no side-effects */ in serial_port_out_sync()
665 lcr = serial_in(p, UART_LCR); in serial8250_set_sleep()
667 serial_out(p, UART_LCR, UART_LCR_CONF_MODE_B); in serial8250_set_sleep()
669 serial_out(p, UART_LCR, 0); in serial8250_set_sleep()
673 serial_out(p, UART_LCR, UART_LCR_CONF_MODE_B); in serial8250_set_sleep()
675 serial_out(p, UART_LCR, lcr); in serial8250_set_sleep()
761 old_lcr = serial_in(up, UART_LCR); in size_fifo()
762 serial_out(up, UART_LCR, 0); in size_fifo()
768 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_A); in size_fifo()
771 serial_out(up, UART_LCR, 0x03); in size_fifo()
[all …]
D8250_dw.c112 if (offset == UART_LCR) { in dw8250_serial_out()
115 unsigned int lcr = p->serial_in(p, UART_LCR); in dw8250_serial_out()
119 writeb(value, p->membase + (UART_LCR << p->regshift)); in dw8250_serial_out()
155 __raw_readq(p->membase + (UART_LCR << p->regshift)); in dw8250_serial_outq()
158 if (offset == UART_LCR) { in dw8250_serial_outq()
161 unsigned int lcr = p->serial_in(p, UART_LCR); in dw8250_serial_outq()
166 p->membase + (UART_LCR << p->regshift)); in dw8250_serial_outq()
186 if (offset == UART_LCR) { in dw8250_serial_out32()
189 unsigned int lcr = p->serial_in(p, UART_LCR); in dw8250_serial_out32()
193 writel(value, p->membase + (UART_LCR << p->regshift)); in dw8250_serial_out32()
D8250_omap.c120 lcr = serial_in(up, UART_LCR); in omap8250_set_mctrl()
121 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in omap8250_set_mctrl()
127 serial_out(up, UART_LCR, lcr); in omap8250_set_mctrl()
249 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in omap8250_restore_regs()
252 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_A); in omap8250_restore_regs()
258 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in omap8250_restore_regs()
266 serial_out(up, UART_LCR, 0); in omap8250_restore_regs()
272 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in omap8250_restore_regs()
278 serial_out(up, UART_LCR, UART_LCR_CONF_MODE_B); in omap8250_restore_regs()
282 serial_out(up, UART_LCR, up->lcr); in omap8250_restore_regs()
[all …]
D8250_mtk.c94 serial_port_out(port, UART_LCR, up->lcr | UART_LCR_DLAB); in mtk8250_set_termios()
98 serial_port_out(port, UART_LCR, up->lcr); in mtk8250_set_termios()
D8250_em.c46 case UART_LCR: /* LCR @ 0x10 (+1) */ in serial8250_em_serial_out()
D8250_pci.c1133 LCR = inb(base + UART_LCR); in pci_quatech_rqopr()
1134 outb(0xBF, base + UART_LCR); in pci_quatech_rqopr()
1136 outb(LCR, base + UART_LCR); in pci_quatech_rqopr()
1145 LCR = inb(base + UART_LCR); in pci_quatech_wqopr()
1146 outb(0xBF, base + UART_LCR); in pci_quatech_wqopr()
1149 outb(LCR, base + UART_LCR); in pci_quatech_wqopr()
1157 LCR = inb(base + UART_LCR); in pci_quatech_rqmcr()
1158 outb(0xBF, base + UART_LCR); in pci_quatech_rqmcr()
1163 outb(LCR, base + UART_LCR); in pci_quatech_rqmcr()
1173 LCR = inb(base + UART_LCR); in pci_quatech_wqmcr()
[all …]
/linux-4.1.27/arch/powerpc/boot/
Dvirtex.c21 #define UART_LCR 3 /* Out: Line Control Register */ macro
58 out_8(reg_base + (UART_LCR << reg_shift), UART_LCR_DLAB); in virtex_ns16550_console_init()
65 out_8(reg_base + (UART_LCR << reg_shift), UART_LCR_WLEN8); in virtex_ns16550_console_init()
Dns16550.c21 #define UART_LCR 3 /* Out: Line Control Register */ macro
/linux-4.1.27/arch/frv/kernel/
Dgdb-io.h24 #undef UART_LCR
37 #define UART_LCR 3*8 /* Out: Line Control Register */ macro
/linux-4.1.27/arch/mips/pmcs-msp71xx/
Dmsp_serial.c50 if (offset == UART_LCR) in msp_serial_out()
83 writeb(d->last_lcr, p->membase + (UART_LCR << p->regshift)); in msp_serial_handle_irq()
/linux-4.1.27/drivers/usb/serial/
Dark3116.c174 ark3116_write_reg(serial, UART_LCR, UART_LCR_DLAB); in ark3116_port_probe()
182 ark3116_write_reg(serial, UART_LCR, UART_LCR_WLEN8); in ark3116_port_probe()
305 ark3116_write_reg(serial, UART_LCR, in ark3116_set_termios()
311 ark3116_write_reg(serial, UART_LCR, lcr); in ark3116_set_termios()
321 ark3116_write_reg(serial, UART_LCR, lcr); in ark3116_set_termios()
508 ark3116_write_reg(port->serial, UART_LCR, priv->lcr); in ark3116_break_ctl()
/linux-4.1.27/arch/mn10300/unit-asb2303/include/unit/
Dserial.h72 #define GDBPORT_SERIAL_LCR __SYSREG(SERIAL_PORT0_BASE_ADDRESS + UART_LCR * 4, u8)
87 #define GDBPORT_SERIAL_LCR __SYSREG(SERIAL_PORT1_BASE_ADDRESS + UART_LCR * 4, u8)
/linux-4.1.27/drivers/staging/speakup/
Dserialio.c66 outb(cval | UART_LCR_DLAB, ser->port + UART_LCR); /* set DLAB */ in spk_serial_init()
69 outb(cval, ser->port + UART_LCR); /* reset DLAB */ in spk_serial_init()
/linux-4.1.27/sound/drivers/
Dserial-u16550.c349 outb(UART_LCR_WLEN8, io_base + UART_LCR); /* Line Control Register */ in snd_uart16550_detect()
396 uart->old_line_ctrl_reg = inb(uart->base + UART_LCR); in snd_uart16550_do_open()
398 ,uart->base + UART_LCR); /* Line Control Register */ in snd_uart16550_do_open()
413 ,uart->base + UART_LCR); /* Line Control Register */ in snd_uart16550_do_open()
504 ,uart->base + UART_LCR); /* Line Control Register */ in snd_uart16550_do_close()
511 ,uart->base + UART_LCR); /* Line Control Register */ in snd_uart16550_do_close()
/linux-4.1.27/drivers/isdn/hisax/
Delsa_ser.c135 serial_outp(cs, UART_LCR, cval | UART_LCR_DLAB);/* set DLAB */ in change_speed()
138 serial_outp(cs, UART_LCR, cval); /* reset DLAB */ in change_speed()
172 serial_outp(cs, UART_LCR, UART_LCR_WLEN8); /* reset DLAB */ in mstartup()
225 serial_outp(cs, UART_LCR, serial_inp(cs, UART_LCR) & ~UART_LCR_SBC); in mshutdown()
/linux-4.1.27/drivers/bluetooth/
Dbtuart_cs.c382 outb(UART_LCR_DLAB | lcr, iobase + UART_LCR); /* Set DLAB */ in btuart_change_speed()
385 outb(lcr, iobase + UART_LCR); /* Set 8N1 */ in btuart_change_speed()
500 outb(UART_LCR_WLEN8, iobase + UART_LCR); /* Reset DLAB */ in btuart_open()
Ddtl1_cs.c482 outb(UART_LCR_WLEN8, iobase + UART_LCR); /* Reset DLAB */ in dtl1_open()
/linux-4.1.27/arch/sh/include/asm/
Dsmc37c93x.h61 #define UART_LCR 0x6 /* Line Control Register */ macro
/linux-4.1.27/arch/mn10300/unit-asb2364/include/unit/
Dserial.h69 #define GDBPORT_SERIAL_LCR __SYSREG(SERIAL_PORT0_BASE_ADDRESS + UART_LCR * 2, u8)
/linux-4.1.27/arch/mn10300/unit-asb2305/include/unit/
Dserial.h63 #define GDBPORT_SERIAL_LCR __SYSREG(SERIAL_PORT0_BASE_ADDRESS + UART_LCR * 4, u8)
/linux-4.1.27/drivers/mmc/card/
Dsdio_uart.c344 sdio_out(port, UART_LCR, cval | UART_LCR_DLAB); in sdio_uart_change_speed()
347 sdio_out(port, UART_LCR, cval); in sdio_uart_change_speed()
644 sdio_out(port, UART_LCR, UART_LCR_WLEN8); in sdio_uart_activate()
704 sdio_out(port, UART_LCR, port->lcr); in sdio_uart_shutdown()
933 sdio_out(port, UART_LCR, port->lcr); in sdio_uart_break_ctl()
/linux-4.1.27/include/uapi/linux/
Dserial_reg.h97 #define UART_LCR 3 /* Out: Line Control Register */ macro
/linux-4.1.27/arch/blackfin/mach-bf533/include/mach/
DcdefBF532.h496 #define bfin_read_UART_LCR() bfin_read16(UART_LCR)
497 #define bfin_write_UART_LCR(val) bfin_write16(UART_LCR,val)
/linux-4.1.27/drivers/net/irda/
Dsmsc-ircc2.c1165 outb(UART_LCR_DLAB | lcr, iobase + UART_LCR); /* Set DLAB */ in smsc_ircc_set_sir_speed()
1168 outb(lcr, iobase + UART_LCR); /* Set 8N1 */ in smsc_ircc_set_sir_speed()
1922 outb(UART_LCR_WLEN8, sir_base + UART_LCR); /* Reset DLAB */ in smsc_ircc_sir_start()
Dali-ircc.c1083 outb(UART_LCR_DLAB | lcr, iobase+UART_LCR); /* Set DLAB */ in ali_ircc_sir_change_speed()
1086 outb(lcr, iobase+UART_LCR); /* Set 8N1 */ in ali_ircc_sir_change_speed()
/linux-4.1.27/arch/blackfin/mach-bf561/include/mach/
DcdefBF561.h125 #define bfin_read_UART_LCR() bfin_read16(UART_LCR)
126 #define bfin_write_UART_LCR(val) bfin_write16(UART_LCR,val)