Searched refs:TEGRA30_CLK_PLL_U (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h214 #define TEGRA30_CLK_PLL_U 190 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h214 #define TEGRA30_CLK_PLL_U 190 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h214 #define TEGRA30_CLK_PLL_U 190 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h214 #define TEGRA30_CLK_PLL_U 190 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h214 #define TEGRA30_CLK_PLL_U 190 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dtegra30-car.h214 #define TEGRA30_CLK_PLL_U 190 macro
/linux-4.1.27/drivers/clk/tegra/
H A Dclk-tegra30.c602 { .con_id = "pll_u", .dt_id = TEGRA30_CLK_PLL_U },
969 clks[TEGRA30_CLK_PLL_U] = clk; tegra30_pll_init()

Completed in 65 milliseconds