Searched refs:TEGRA30_CLK_PLL_P_OUT1 (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h204 #define TEGRA30_CLK_PLL_P_OUT1 180 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h204 #define TEGRA30_CLK_PLL_P_OUT1 180 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h204 #define TEGRA30_CLK_PLL_P_OUT1 180 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h204 #define TEGRA30_CLK_PLL_P_OUT1 180 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h204 #define TEGRA30_CLK_PLL_P_OUT1 180 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dtegra30-car.h204 #define TEGRA30_CLK_PLL_P_OUT1 180 macro
/linux-4.1.27/drivers/clk/tegra/
H A Dclk-tegra30.c594 { .con_id = "pll_p_out1", .dt_id = TEGRA30_CLK_PLL_P_OUT1 },
859 [tegra_clk_pll_p_out1] = { .dt_id = TEGRA30_CLK_PLL_P_OUT1, .present = true },

Completed in 67 milliseconds