Searched refs:TEGRA30_CLK_CML0 (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h240 #define TEGRA30_CLK_CML0 215 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h240 #define TEGRA30_CLK_CML0 215 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h240 #define TEGRA30_CLK_CML0 215 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h240 #define TEGRA30_CLK_CML0 215 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dtegra30-car.h240 #define TEGRA30_CLK_CML0 215 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dtegra30-car.h240 #define TEGRA30_CLK_CML0 215 macro
/linux-4.1.27/drivers/clk/tegra/
H A Dclk-tegra30.c643 { .con_id = "cml0", .dt_id = TEGRA30_CLK_CML0 },
1173 clks[TEGRA30_CLK_CML0] = clk; tegra30_periph_clk_init()
1399 TEGRA_CLK_DUPLICATE(TEGRA30_CLK_CML0, "tegra_pcie", "cml"),

Completed in 60 milliseconds