Searched refs:TEGRA20_CLK_PLL_M (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h141 #define TEGRA20_CLK_PLL_M 119 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h141 #define TEGRA20_CLK_PLL_M 119 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h141 #define TEGRA20_CLK_PLL_M 119 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h141 #define TEGRA20_CLK_PLL_M 119 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h141 #define TEGRA20_CLK_PLL_M 119 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dtegra20-car.h141 #define TEGRA20_CLK_PLL_M 119 macro
/linux-4.1.27/drivers/clk/tegra/
H A Dclk-tegra20.c438 { .con_id = "pll_m", .dt_id = TEGRA20_CLK_PLL_M },
658 clks[TEGRA20_CLK_PLL_M] = clk; tegra20_pll_init()

Completed in 64 milliseconds