Searched refs:TEGRA20_CLK_CCLK (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h130 #define TEGRA20_CLK_CCLK 108 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h130 #define TEGRA20_CLK_CCLK 108 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h130 #define TEGRA20_CLK_CCLK 108 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h130 #define TEGRA20_CLK_CCLK 108 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h130 #define TEGRA20_CLK_CCLK 108 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dtegra20-car.h130 #define TEGRA20_CLK_CCLK 108 macro
/linux-4.1.27/drivers/clk/tegra/
H A Dclk-tegra20.c447 { .con_id = "cclk", .dt_id = TEGRA20_CLK_CCLK },
724 clks[TEGRA20_CLK_CCLK] = clk; tegra20_super_clk_init()
1041 {TEGRA20_CLK_CCLK, TEGRA20_CLK_CLK_MAX, 0, 1},
1083 TEGRA_CLK_DUPLICATE(TEGRA20_CLK_CCLK, NULL, "cpu"),

Completed in 61 milliseconds