Home
last modified time | relevance | path

Searched refs:SPRN_L2CR (Results 1 – 5 of 5) sorted by relevance

/linux-4.1.27/arch/powerpc/platforms/powermac/
Dcache.S103 mfspr r5,SPRN_L2CR
109 1: mtspr SPRN_L2CR,r3
143 1: mtspr SPRN_L2CR,r5
155 mtspr SPRN_L2CR,r4
160 1: mfspr r3,SPRN_L2CR
167 mtspr SPRN_L2CR,r4
274 mfspr r3,SPRN_L2CR
281 1: mtspr SPRN_L2CR,r0 /* lock the L2 cache */
293 mtspr SPRN_L2CR,r0 /* set the hardware flush bit */
294 3: mfspr r0,SPRN_L2CR /* wait for it to go to 0 */
[all …]
/linux-4.1.27/arch/powerpc/kernel/
Dl2cr_6xx.S134 mfspr r4,SPRN_L2CR
208 mtspr SPRN_L2CR,r3
221 mtspr SPRN_L2CR,r3
228 10: mfspr r3,SPRN_L2CR
235 3: mfspr r3,SPRN_L2CR
241 mtspr SPRN_L2CR,r3
250 mtspr SPRN_L2CR,r3
281 mfspr r3,SPRN_L2CR
Dcpu_setup_6xx.S266 mfspr r3,SPRN_L2CR
/linux-4.1.27/arch/powerpc/kvm/
Dbook3s_emulate.c483 case SPRN_L2CR: in kvmppc_core_emulate_mtspr_pr()
626 case SPRN_L2CR: in kvmppc_core_emulate_mfspr_pr()
/linux-4.1.27/arch/powerpc/include/asm/
Dreg.h518 #define SPRN_L2CR 0x3F9 /* Level 2 Cache Control Regsiter */ macro