Searched refs:SPRN_L1CSR2 (Results 1 - 2 of 2) sorted by relevance

/linux-4.1.27/arch/powerpc/include/asm/
H A Dreg_booke.h147 #define SPRN_L1CSR2 0x25E /* L1 Cache Control and Status Register 2 */ macro
/linux-4.1.27/arch/powerpc/kernel/
H A Dtraps.c534 if (!(mfspr(SPRN_L1CSR2) & L1CSR2_DCWS)) machine_check_e500mc()

Completed in 87 milliseconds