Searched refs:SFAB_ADM0_M0_RESET (Results 1 - 21 of 21) sorted by relevance
/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/reset/ |
H A D | qcom,gcc-ipq806x.h | 23 #define SFAB_ADM0_M0_RESET 6 macro
|
H A D | qcom,gcc-msm8660.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
H A D | qcom,gcc-msm8960.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/reset/ |
H A D | qcom,gcc-ipq806x.h | 23 #define SFAB_ADM0_M0_RESET 6 macro
|
H A D | qcom,gcc-msm8660.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
H A D | qcom,gcc-msm8960.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/reset/ |
H A D | qcom,gcc-ipq806x.h | 23 #define SFAB_ADM0_M0_RESET 6 macro
|
H A D | qcom,gcc-msm8660.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
H A D | qcom,gcc-msm8960.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/reset/ |
H A D | qcom,gcc-ipq806x.h | 23 #define SFAB_ADM0_M0_RESET 6 macro
|
H A D | qcom,gcc-msm8660.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
H A D | qcom,gcc-msm8960.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/reset/ |
H A D | qcom,gcc-ipq806x.h | 23 #define SFAB_ADM0_M0_RESET 6 macro
|
H A D | qcom,gcc-msm8660.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
H A D | qcom,gcc-msm8960.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
/linux-4.1.27/include/dt-bindings/reset/ |
H A D | qcom,gcc-ipq806x.h | 23 #define SFAB_ADM0_M0_RESET 6 macro
|
H A D | qcom,gcc-msm8660.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
H A D | qcom,gcc-msm8960.h | 25 #define SFAB_ADM0_M0_RESET 8 macro
|
/linux-4.1.27/drivers/clk/qcom/ |
H A D | gcc-msm8960.c | 3168 [SFAB_ADM0_M0_RESET] = { 0x21e0, 7 }, 3377 [SFAB_ADM0_M0_RESET] = { 0x21e0, 7 },
|
H A D | gcc-ipq806x.c | 2319 [SFAB_ADM0_M0_RESET] = { 0x21e0, 7 },
|
H A D | gcc-msm8660.c | 2589 [SFAB_ADM0_M0_RESET] = { 0x21e0, 7 },
|
Completed in 124 milliseconds