Home
last modified time | relevance | path

Searched refs:SD_CFG1 (Results 1 – 8 of 8) sorted by relevance

/linux-4.1.27/drivers/mmc/host/
Drtsx_usb_sdmmc.c546 rtsx_usb_write_register(host->ucr, SD_CFG1, in sd_enable_initial_mode()
552 rtsx_usb_write_register(host->ucr, SD_CFG1, in sd_disable_initial_mode()
613 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG1, SD_ASYNC_FIFO_RST, 0); in sd_change_phase()
919 err = rtsx_usb_write_register(host->ucr, SD_CFG1, in sd_set_bus_width()
1082 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG1, in sd_set_timing()
1092 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG1, in sd_set_timing()
1106 rtsx_usb_add_cmd(ucr, WRITE_REG_CMD, SD_CFG1, in sd_set_timing()
1118 SD_CFG1, 0x0C, SD_20_MODE); in sd_set_timing()
Drtsx_pci_sdmmc.c575 rtsx_pci_write_register(host->pcr, SD_CFG1, in sd_enable_initial_mode()
581 rtsx_pci_write_register(host->pcr, SD_CFG1, in sd_disable_initial_mode()
641 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG1, SD_ASYNC_FIFO_NOT_RST, 0); in sd_change_phase()
902 err = rtsx_pci_write_register(host->pcr, SD_CFG1, in sd_set_bus_width()
988 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG1, in sd_set_timing()
1000 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG1, in sd_set_timing()
1017 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG1, in sd_set_timing()
1032 SD_CFG1, 0x0C, SD_20_MODE); in sd_set_timing()
/linux-4.1.27/include/linux/mfd/
Drtsx_usb.h204 #define SD_CFG1 0xFDA0 macro
Drtsx_pci.h194 #define SD_CFG1 0xFDA0 macro
/linux-4.1.27/drivers/staging/rts5208/
Drtsx_card.h769 #define SD_CFG1 0xFDA0 macro
Dsd.c1041 retval = rtsx_write_register(chip, SD_CFG1, SD_ASYNC_FIFO_NOT_RST, 0); in sd_change_phase()
/linux-4.1.27/drivers/mfd/
Drtsx_usb.c419 ret = rtsx_usb_write_register(ucr, SD_CFG1, in rtsx_usb_switch_clock()
Drtsx_pcr.c662 err = rtsx_pci_write_register(pcr, SD_CFG1, in rtsx_pci_switch_clock()