Searched refs:SDC4_RESET (Results 1 - 21 of 21) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h75 #define SDC4_RESET 58 macro
H A Dqcom,gcc-msm8660.h83 #define SDC4_RESET 66 macro
H A Dqcom,gcc-msm8960.h78 #define SDC4_RESET 61 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h75 #define SDC4_RESET 58 macro
H A Dqcom,gcc-msm8660.h83 #define SDC4_RESET 66 macro
H A Dqcom,gcc-msm8960.h78 #define SDC4_RESET 61 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h75 #define SDC4_RESET 58 macro
H A Dqcom,gcc-msm8660.h83 #define SDC4_RESET 66 macro
H A Dqcom,gcc-msm8960.h78 #define SDC4_RESET 61 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h75 #define SDC4_RESET 58 macro
H A Dqcom,gcc-msm8660.h83 #define SDC4_RESET 66 macro
H A Dqcom,gcc-msm8960.h78 #define SDC4_RESET 61 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h75 #define SDC4_RESET 58 macro
H A Dqcom,gcc-msm8660.h83 #define SDC4_RESET 66 macro
H A Dqcom,gcc-msm8960.h78 #define SDC4_RESET 61 macro
/linux-4.1.27/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h75 #define SDC4_RESET 58 macro
H A Dqcom,gcc-msm8660.h83 #define SDC4_RESET 66 macro
H A Dqcom,gcc-msm8960.h78 #define SDC4_RESET 61 macro
/linux-4.1.27/drivers/clk/qcom/
H A Dgcc-msm8960.c3221 [SDC4_RESET] = { 0x2890 },
3431 [SDC4_RESET] = { 0x2890 },
H A Dgcc-ipq806x.c2371 [SDC4_RESET] = { 0x2890, 0 },
H A Dgcc-msm8660.c2647 [SDC4_RESET] = { 0x2890 },

Completed in 111 milliseconds