Searched refs:REG_WR_INT_VECT (Results 1 - 67 of 67) sorted by relevance

/linux-4.1.27/arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/
H A Diop_version_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sap_in_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sap_out_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sw_spu_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sw_cfg_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sw_cpu_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sw_mpu_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
/linux-4.1.27/arch/cris/include/arch-v32/arch/hwregs/iop/
H A Diop_version_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_fifo_in_extra_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_fifo_out_extra_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_scrc_in_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_scrc_out_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_trigger_grp_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_crc_par_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_fifo_in_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_mpu_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sap_in_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_timer_grp_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_dmc_in_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_dmc_out_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_fifo_out_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sap_out_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_spu_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sw_spu_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sw_cfg_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sw_cpu_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Diop_sw_mpu_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
/linux-4.1.27/arch/cris/include/arch-v32/arch/hwregs/
H A Dirq_nmi_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dstrcop_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dconfig_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Drt_trace_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Data_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dbif_slave_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dmarb_bp_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dmarb_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
318 #ifndef REG_WR_INT_VECT
319 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dbif_core_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Deth_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dextmem_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dser_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dsser_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dbif_dma_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Ddma_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
/linux-4.1.27/arch/cris/include/arch-v32/mach-a3/mach/hwregs/
H A Dstrmux_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dclkgen_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dl2cache_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dmarb_bar_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
340 #ifndef REG_WR_INT_VECT
341 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dmarb_foo_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
466 #ifndef REG_WR_INT_VECT
467 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dddr2_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dintr_vect_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dpinmux_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dpio_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dtimer_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dgio_defs.h56 #ifndef REG_WR_INT_VECT
57 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
/linux-4.1.27/arch/cris/arch-v32/kernel/
H A Dirq.c214 REG_WR_INT_VECT(intr_vect, irq_regs[cpu], rw_mask, block_irq()
220 REG_WR_INT_VECT(intr_vect, irq_regs[cpu], rw_mask, block_irq()
238 REG_WR_INT_VECT(intr_vect, irq_regs[cpu], rw_mask, unblock_irq()
244 REG_WR_INT_VECT(intr_vect, irq_regs[cpu], rw_mask, unblock_irq()
393 REG_WR_INT_VECT(intr_vect, irq_regs[cpu], rw_mask, i, mask); crisv32_do_multiple()
426 REG_WR_INT_VECT(intr_vect, irq_regs[cpu], rw_mask, i, mask); crisv32_do_multiple()
/linux-4.1.27/arch/cris/include/arch-v32/mach-fs/mach/hwregs/
H A Dconfig_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dstrmux_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dbif_slave_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dintr_vect_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dmarb_bp_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dmarb_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
318 #ifndef REG_WR_INT_VECT
319 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dbif_core_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dgio_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dpinmux_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dtimer_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
H A Dbif_dma_defs.h59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ macro
/linux-4.1.27/arch/cris/arch-v32/mach-a3/
H A Darbiter.c218 REG_WR_INT_VECT(marb_foo, regi_marb_foo, crisv32_arbiter_config()
221 REG_WR_INT_VECT(marb_foo, regi_marb_foo, crisv32_arbiter_config()
224 REG_WR_INT_VECT(marb_bar, regi_marb_bar, crisv32_arbiter_config()
/linux-4.1.27/arch/cris/arch-v32/mach-fs/
H A Darbiter.c153 REG_WR_INT_VECT(marb, regi_marb, rw_ext_slots, slot, crisv32_arbiter_config()
156 REG_WR_INT_VECT(marb, regi_marb, rw_int_slots, slot, crisv32_arbiter_config()

Completed in 425 milliseconds