Home
last modified time | relevance | path

Searched refs:REG_WR_INT (Results 1 – 73 of 73) sorted by relevance

/linux-4.1.27/arch/cris/arch-v32/mach-a3/
Darbiter.c274 REG_WR_INT(marb_bar, regi_marb_bar, rw_h264_rd_burst, 3); in crisv32_arbiter_init()
275 REG_WR_INT(marb_bar, regi_marb_bar, rw_h264_wr_burst, 3); in crisv32_arbiter_init()
276 REG_WR_INT(marb_bar, regi_marb_bar, rw_ccd_burst, 3); in crisv32_arbiter_init()
277 REG_WR_INT(marb_bar, regi_marb_bar, rw_vin_wr_burst, 3); in crisv32_arbiter_init()
278 REG_WR_INT(marb_bar, regi_marb_bar, rw_vin_rd_burst, 3); in crisv32_arbiter_init()
279 REG_WR_INT(marb_bar, regi_marb_bar, rw_sclr_rd_burst, 3); in crisv32_arbiter_init()
280 REG_WR_INT(marb_bar, regi_marb_bar, rw_vout_burst, 3); in crisv32_arbiter_init()
281 REG_WR_INT(marb_bar, regi_marb_bar, rw_sclr_fifo_burst, 3); in crisv32_arbiter_init()
282 REG_WR_INT(marb_bar, regi_marb_bar, rw_l2cache_burst, 3); in crisv32_arbiter_init()
407 REG_WR_INT(marb_bar_bp, in crisv32_arbiter_watch()
[all …]
Dpinmux.c38 REG_WR_INT(pinmux, regi_pinmux, rw_hwprot, 0); in crisv32_pinmux_init()
/linux-4.1.27/arch/cris/arch-v32/drivers/
Diop_fw_load.c111 REG_WR_INT(iop_spu, regi_iop_spu0, rw_seq_pc, (i*4)); in iop_fw_load_spu()
114 REG_WR_INT(iop_spu, regi_iop_spu1, rw_seq_pc, (i*4)); in iop_fw_load_spu()
117 REG_WR_INT(iop_sw_cpu, regi_iop_sw_cpu, rw_mc_data, *data); in iop_fw_load_spu()
158 REG_WR_INT(iop_mpu, regi_iop_mpu, rw_immediate, *data); in iop_fw_load_mpu()
183 REG_WR_INT(iop_mpu, regi_iop_mpu, rw_instr, MPU_BA_I(start_addr)); in iop_start_mpu()
/linux-4.1.27/arch/cris/arch-v32/mach-fs/
Darbiter.c289 REG_WR_INT(marb_bp, watches[i].instance, rw_first_addr, in crisv32_arbiter_watch()
291 REG_WR_INT(marb_bp, watches[i].instance, rw_last_addr, in crisv32_arbiter_watch()
293 REG_WR_INT(marb_bp, watches[i].instance, rw_op, in crisv32_arbiter_watch()
295 REG_WR_INT(marb_bp, watches[i].instance, rw_clients, in crisv32_arbiter_watch()
Dpinmux.c58 REG_WR_INT(pinmux, regi_pinmux, rw_hwprot, 0); in crisv32_pinmux_init()
/linux-4.1.27/arch/cris/include/arch-v32/arch/hwregs/
Ddma.h108 do { REG_WR_INT( dma, inst, rw_group, (int) group_descr ); \
116 do { REG_WR_INT( dma, inst, rw_group_down, (int) ctx_descr ); \
Dmarb_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
307 #ifndef REG_WR_INT
308 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dstrcop_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dirq_nmi_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dconfig_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Drt_trace_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dmarb_bp_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Data_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dbif_slave_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dbif_core_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dser_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Deth_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dsser_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Ddma_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dextmem_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dbif_dma_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
/linux-4.1.27/arch/cris/include/arch-v32/mach-a3/mach/hwregs/
Dmarb_bar_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
329 #ifndef REG_WR_INT
330 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dstrmux_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dl2cache_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dclkgen_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dmarb_foo_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
455 #ifndef REG_WR_INT
456 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dtimer_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dddr2_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dpinmux_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dpio_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dintr_vect_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dgio_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
/linux-4.1.27/arch/cris/include/arch-v32/mach-fs/mach/hwregs/
Dmarb_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
307 #ifndef REG_WR_INT
308 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dstrmux_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dconfig_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dmarb_bp_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dtimer_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dbif_slave_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dintr_vect_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dgio_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dbif_core_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dpinmux_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Dbif_dma_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
/linux-4.1.27/arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/
Diop_version_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sap_in_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sap_out_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sw_spu_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sw_cpu_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sw_mpu_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sw_cfg_defs.h45 #ifndef REG_WR_INT
46 #define REG_WR_INT( scope, inst, reg, val ) \ macro
/linux-4.1.27/arch/cris/include/arch-v32/arch/hwregs/iop/
Diop_version_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_scrc_out_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_scrc_in_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_fifo_in_extra_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_fifo_out_extra_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_trigger_grp_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_mpu_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sap_in_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_crc_par_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_fifo_in_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_timer_grp_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_fifo_out_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_dmc_out_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sap_out_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_dmc_in_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_spu_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sw_spu_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sw_cpu_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sw_mpu_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
Diop_sw_cfg_defs.h48 #ifndef REG_WR_INT
49 #define REG_WR_INT( scope, inst, reg, val ) \ macro
/linux-4.1.27/arch/cris/arch-v32/kernel/
Ddebugport.c183 REG_WR_INT(ser, kgdb_port->instance, rw_dout, val); in putDebugChar()
194 REG_WR_INT(ser, port->instance, rw_dout, c); in early_putch()
/linux-4.1.27/arch/cris/arch-v32/drivers/mach-a3/
Dgpio.c220 REG_WR_INT(gio, regi_gio, rw_intr_cfg, intr_cfg); in gpio_set_alarm()
221 REG_WR_INT(gio, regi_gio, rw_intr_pins, pins); in gpio_set_alarm()
222 REG_WR_INT(gio, regi_gio, rw_intr_mask, mask); in gpio_set_alarm()
241 REG_WR_INT(gio, regi_gio, rw_ack_intr, wanted_interrupts); in gpio_poll()
245 REG_WR_INT(gio, regi_gio, rw_intr_mask, tmp); in gpio_poll()
988 REG_WR_INT(gio, regi_gio, rw_intr_pins, 0); in gpio_init()
/linux-4.1.27/drivers/tty/serial/
Detraxfs-uart.c76 REG_WR_INT(ser, up->regi_ser, rw_dout, '\r'); in cris_console_write()
82 REG_WR_INT(ser, up->regi_ser, rw_dout, s[i]); in cris_console_write()
639 REG_WR_INT(ser, up->regi_ser, rw_dout, c); in etraxfs_uart_put_poll_char()