Home
last modified time | relevance | path

Searched refs:OMAP2_L4_IO_ADDRESS (Results 1 – 26 of 26) sorted by relevance

/linux-4.1.27/arch/arm/mach-omap2/
Dio.c382 omap2_set_globals_tap(OMAP242X_CLASS, OMAP2_L4_IO_ADDRESS(0x48014000)); in omap2420_init_early()
408 omap2_set_globals_tap(OMAP243X_CLASS, OMAP2_L4_IO_ADDRESS(0x4900a000)); in omap2430_init_early()
438 omap2_set_globals_tap(OMAP343X_CLASS, OMAP2_L4_IO_ADDRESS(0x4830A000)); in omap3_init_early()
444 OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE)); in omap3_init_early()
445 omap2_set_globals_prm(OMAP2_L4_IO_ADDRESS(OMAP3430_PRM_BASE)); in omap3_init_early()
446 omap2_set_globals_cm(OMAP2_L4_IO_ADDRESS(OMAP3430_CM_BASE), in omap3_init_early()
550 OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE)); in ti814x_init_early()
567 OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE)); in ti816x_init_early()
631 OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE)); in omap4430_init_early()
632 omap2_set_globals_prcm_mpu(OMAP2_L4_IO_ADDRESS(OMAP4430_PRCM_MPU_BASE)); in omap4430_init_early()
[all …]
Dcontrol.h23 OMAP2_L4_IO_ADDRESS(OMAP242X_CTRL_BASE + (reg))
25 OMAP2_L4_IO_ADDRESS(OMAP243X_CTRL_BASE + (reg))
27 OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE + (reg))
32 OMAP2_L4_IO_ADDRESS(OMAP242X_CTRL_BASE + (reg))
34 OMAP2_L4_IO_ADDRESS(OMAP243X_CTRL_BASE + (reg))
36 OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE + (reg))
359 #define OMAP343X_SCRATCHPAD_REGADDR(reg) OMAP2_L4_IO_ADDRESS(\
Dcm2xxx.h23 OMAP2_L4_IO_ADDRESS(OMAP2420_CM_BASE + (module) + (reg))
25 OMAP2_L4_IO_ADDRESS(OMAP2430_CM_BASE + (module) + (reg))
Dprm2xxx.h24 OMAP2_L4_IO_ADDRESS(OMAP2420_PRM_BASE + (module) + (reg))
26 OMAP2_L4_IO_ADDRESS(OMAP2430_PRM_BASE + (module) + (reg))
Dprcm_mpu7xx.h30 OMAP2_L4_IO_ADDRESS(DRA7XX_PRCM_MPU_BASE + (inst) + (reg))
Dprcm_mpu54xx.h30 OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE + (inst) + (reg))
Dcm3xxx.h23 OMAP2_L4_IO_ADDRESS(OMAP3430_CM_BASE + (module) + (reg))
Dprcm_mpu44xx.h33 OMAP2_L4_IO_ADDRESS(OMAP4430_PRCM_MPU_BASE + (inst) + (reg))
Domap-smp.c189 scu_base = OMAP2_L4_IO_ADDRESS(scu_a9_get_base()); in omap4_smp_init_cpus()
Dscrm44xx.h25 OMAP2_L4_IO_ADDRESS(OMAP4_SCRM_BASE + (reg))
Dscrm54xx.h25 OMAP2_L4_IO_ADDRESS(OMAP5_SCRM_BASE + (reg))
Dcontrol.c242 writel_relaxed(l, OMAP2_L4_IO_ADDRESS(OMAP343X_SCRATCHPAD + 4)); in omap3_ctrl_write_boot_mode()
302 v_addr = OMAP2_L4_IO_ADDRESS(OMAP343X_SCRATCHPAD_ROM); in omap3_clear_scratchpad_contents()
412 scratchpad_address = OMAP2_L4_IO_ADDRESS(OMAP343X_SCRATCHPAD); in omap3_save_scratchpad_contents()
Dprm3xxx.h24 OMAP2_L4_IO_ADDRESS(OMAP3430_PRM_BASE + (module) + (reg))
Diomap.h37 #define OMAP2_L4_IO_ADDRESS(pa) IOMEM((pa) + OMAP2_L4_IO_OFFSET) /* L4 */ macro
Dcm1_54xx.h29 OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_AON_BASE + (inst) + (reg))
Dcm1_44xx.h32 OMAP2_L4_IO_ADDRESS(OMAP4430_CM1_BASE + (inst) + (reg))
Dprm54xx.h30 OMAP2_L4_IO_ADDRESS(OMAP54XX_PRM_BASE + (inst) + (reg))
Dsram243x.S139 .word OMAP2_L4_IO_ADDRESS(OMAP2430_32KSYNCT_BASE + 0x010)
236 .word OMAP2_L4_IO_ADDRESS(OMAP2430_32KSYNCT_BASE + 0x010)
Dsram242x.S139 .word OMAP2_L4_IO_ADDRESS(OMAP2420_32KSYNCT_BASE + 0x010)
236 .word OMAP2_L4_IO_ADDRESS(OMAP2420_32KSYNCT_BASE + 0x010)
Dcm1_7xx.h30 OMAP2_L4_IO_ADDRESS(DRA7XX_CM_CORE_AON_BASE + (inst) + (reg))
Dcm2_54xx.h28 OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_BASE + (inst) + (reg))
Dcm2_44xx.h32 OMAP2_L4_IO_ADDRESS(OMAP4430_CM2_BASE + (inst) + (reg))
Dprm7xx.h32 OMAP2_L4_IO_ADDRESS(DRA7XX_PRM_BASE + (inst) + (reg))
Dcm2_7xx.h29 OMAP2_L4_IO_ADDRESS(DRA7XX_CM_CORE_BASE + (inst) + (reg))
Dvc.c668 writel_relaxed(val, OMAP2_L4_IO_ADDRESS(OMAP4_CTRL_MODULE_PAD_WKUP + in omap4_vc_i2c_timing_init()
Dprm44xx.h34 OMAP2_L4_IO_ADDRESS(OMAP4430_PRM_BASE + (inst) + (reg))