Searched refs:NV03_PFIFO_CACHE1_PUT (Results 1 - 3 of 3) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
H A Dnv04.h42 #define NV03_PFIFO_CACHE1_PUT 0x00003210 macro
H A Dnv04.c229 nv_wr32(priv, NV03_PFIFO_CACHE1_PUT, 0); nv04_fifo_chan_fini()
/linux-4.1.27/drivers/gpu/drm/nouveau/
H A Dnouveau_reg.h477 #define NV03_PFIFO_CACHE1_PUT 0x00003210 macro

Completed in 108 milliseconds