Searched refs:MMP2_CLK_DISP0_SPHY (Results 1 - 7 of 7) sorted by relevance
| /linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 60 #define MMP2_CLK_DISP0_SPHY 108 macro
|
| /linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 60 #define MMP2_CLK_DISP0_SPHY 108 macro
|
| /linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 60 #define MMP2_CLK_DISP0_SPHY 108 macro
|
| /linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 60 #define MMP2_CLK_DISP0_SPHY 108 macro
|
| /linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 60 #define MMP2_CLK_DISP0_SPHY 108 macro
|
| /linux-4.1.27/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 60 #define MMP2_CLK_DISP0_SPHY 108 macro
|
| /linux-4.1.27/drivers/clk/mmp/ |
| H A D | clk-of-mmp2.c | 229 {MMP2_CLK_DISP0_SPHY, "disp0_sphy_clk", "disp0_sphy_div", CLK_SET_RATE_PARENT, APMU_DISP0, 0x1024, 0x1024, 0x0, 0, &disp0_lock},
|
Completed in 106 milliseconds