Searched refs:MMP2_CLK_CCIC1_PHY (Results 1 - 7 of 7) sorted by relevance
| /linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 70 #define MMP2_CLK_CCIC1_PHY 118 macro
|
| /linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 70 #define MMP2_CLK_CCIC1_PHY 118 macro
|
| /linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 70 #define MMP2_CLK_CCIC1_PHY 118 macro
|
| /linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 70 #define MMP2_CLK_CCIC1_PHY 118 macro
|
| /linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 70 #define MMP2_CLK_CCIC1_PHY 118 macro
|
| /linux-4.1.27/include/dt-bindings/clock/ |
| H A D | marvell,mmp2.h | 70 #define MMP2_CLK_CCIC1_PHY 118 macro
|
| /linux-4.1.27/drivers/clk/mmp/ |
| H A D | clk-of-mmp2.c | 236 {MMP2_CLK_CCIC1_PHY, "ccic1_phy_clk", "ccic1_mix_clk", CLK_SET_RATE_PARENT, APMU_CCIC1, 0x24, 0x24, 0x0, 0, &ccic1_lock},
|
Completed in 49 milliseconds