Searched refs:MMCR1_TTM3SEL_SH (Results 1 - 5 of 5) sorted by relevance

/linux-4.1.27/arch/powerpc/perf/
H A Dppc970-pmu.c54 #define MMCR1_TTM3SEL_SH 53 macro
341 mmcr1 |= 1ull << (MMCR1_TTM3SEL_SH + 3 - byte); p970_compute_mmcr()
H A Dpower5+-pmu.c50 #define MMCR1_TTM3SEL_SH 56 macro
543 mmcr1 |= 1ul << (MMCR1_TTM3SEL_SH + 3 - byte); power5p_compute_mmcr()
H A Dpower5-pmu.c50 #define MMCR1_TTM3SEL_SH 56 macro
483 mmcr1 |= 1ul << (MMCR1_TTM3SEL_SH + 3 - byte); power5_compute_mmcr()
H A Dpower7-pmu.c38 #define MMCR1_TTM3SEL_SH 48 macro
H A Dpower4-pmu.c61 #define MMCR1_TTM3SEL_SH 53 macro

Completed in 51 milliseconds