Searched refs:MIF_CLK_LPDDR3PHY_WRAP1 (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dexynos5260-clk.h197 #define MIF_CLK_LPDDR3PHY_WRAP1 19 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dexynos5260-clk.h197 #define MIF_CLK_LPDDR3PHY_WRAP1 19 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dexynos5260-clk.h197 #define MIF_CLK_LPDDR3PHY_WRAP1 19 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dexynos5260-clk.h197 #define MIF_CLK_LPDDR3PHY_WRAP1 19 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dexynos5260-clk.h197 #define MIF_CLK_LPDDR3PHY_WRAP1 19 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dexynos5260-clk.h197 #define MIF_CLK_LPDDR3PHY_WRAP1 19 macro
/linux-4.1.27/drivers/clk/samsung/
H A Dclk-exynos5260.c1120 GATE(MIF_CLK_LPDDR3PHY_WRAP1, "clk_lpddr3phy_wrap1", "dout_clk2x_phy",

Completed in 110 milliseconds