Searched refs:IOMUXC_GPR1 (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/arm/mach-imx/
H A Dmach-imx6sl.c29 regmap_update_bits(gpr, IOMUXC_GPR1, imx6sl_fec_init()
31 regmap_update_bits(gpr, IOMUXC_GPR1, imx6sl_fec_init()
H A Dmach-imx6sx.c52 regmap_update_bits(gpr, IOMUXC_GPR1, imx6sx_enet_clk_sel()
54 regmap_update_bits(gpr, IOMUXC_GPR1, imx6sx_enet_clk_sel()
H A Dmach-imx6q.c211 * set bit IOMUXC_GPR1[21]. Or the PTP clock must be from pad imx6q_1588_init()
219 regmap_update_bits(gpr, IOMUXC_GPR1, imx6q_1588_init()
H A Dpm-imx6.c578 regmap_update_bits(gpr, IOMUXC_GPR1, IMX6Q_GPR1_GINT, imx6_pm_common_init()
/linux-4.1.27/drivers/bus/
H A Dimx-weim.c100 /* Found it. Set up IOMUXC_GPR1[11:0] with it. */ imx_weim_gpr_setup()
101 regmap_update_bits(gpr, IOMUXC_GPR1, 0xfff, gprval); imx_weim_gpr_setup()
/linux-4.1.27/drivers/pci/host/
H A Dpci-imx6.c233 regmap_read(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1, &gpr1); imx6_pcie_assert_core_reset()
247 regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1, imx6_pcie_assert_core_reset()
249 regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1, imx6_pcie_assert_core_reset()
279 regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1, imx6_pcie_deassert_core_reset()
288 regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1, imx6_pcie_deassert_core_reset()
/linux-4.1.27/include/linux/mfd/syscon/
H A Dimx6q-iomuxc-gpr.h15 #define IOMUXC_GPR1 0x04 macro

Completed in 134 milliseconds