Searched refs:INTR_ENABLE (Results 1 - 7 of 7) sorted by relevance
/linux-4.1.27/drivers/gpio/ |
H A D | gpio-msm-v2.c | 64 * - Second, INTR_ENABLE controls whether an interrupt is triggered. 66 * If INTR_ENABLE is set and INTR_RAW_STATUS_EN is NOT set, an interrupt 70 INTR_ENABLE = 0, enumerator in enum:__anon3933 255 clear_gpio_bits(BIT(INTR_RAW_STATUS_EN) | BIT(INTR_ENABLE), GPIO_INTR_CFG(gpio)); msm_gpio_irq_mask() 267 set_gpio_bits(BIT(INTR_RAW_STATUS_EN) | BIT(INTR_ENABLE), GPIO_INTR_CFG(gpio)); msm_gpio_irq_unmask()
|
/linux-4.1.27/drivers/block/ |
H A D | swim3.c | 99 #define INTR_ENABLE 0x01 macro 959 out_8(&sw->control_bis, DRIVE_ENABLE | INTR_ENABLE); floppy_open() 999 out_8(&sw->control_bic, DRIVE_ENABLE | INTR_ENABLE); floppy_open()
|
/linux-4.1.27/drivers/net/ethernet/ |
H A D | jme.c | 380 jwrite32(jme, JME_IENS, INTR_ENABLE); jme_start_irq() 389 jwrite32f(jme, JME_IENC, INTR_ENABLE); jme_stop_irq() 1533 jwrite32f(jme, JME_IENC, INTR_ENABLE); jme_intr_msi() 1585 jwrite32f(jme, JME_IENS, INTR_ENABLE); jme_intr_msi() 1600 if (unlikely((intrstat & INTR_ENABLE) == 0)) jme_intr()
|
H A D | jme.h | 1084 static const u32 INTR_ENABLE = INTR_SWINTR | variable
|
/linux-4.1.27/drivers/scsi/qla4xxx/ |
H A D | ql4_fw.h | 377 #define INTR_ENABLE 1 macro
|
H A D | ql4_nx.c | 4124 mbox_cmd[1] = INTR_ENABLE; qla4_8xxx_intr_enable()
|
/linux-4.1.27/drivers/net/wireless/ath/ath10k/ |
H A D | pci.c | 349 * INTR_ENABLE is set to 0, otherwise interrupt can not be ath10k_pci_disable_and_clear_legacy_irq()
|
Completed in 283 milliseconds