Searched refs:IMX6SL_CLK_USBPHY1_GATE (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dimx6sl-clock.h25 #define IMX6SL_CLK_USBPHY1_GATE 12 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dimx6sl-clock.h25 #define IMX6SL_CLK_USBPHY1_GATE 12 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dimx6sl-clock.h25 #define IMX6SL_CLK_USBPHY1_GATE 12 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dimx6sl-clock.h25 #define IMX6SL_CLK_USBPHY1_GATE 12 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dimx6sl-clock.h25 #define IMX6SL_CLK_USBPHY1_GATE 12 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dimx6sl-clock.h25 #define IMX6SL_CLK_USBPHY1_GATE 12 macro
/linux-4.1.27/arch/arm/mach-imx/
H A Dclk-imx6sl.c261 clks[IMX6SL_CLK_USBPHY1_GATE] = imx_clk_gate("usbphy1_gate", "dummy", base + 0x10, 6); imx6sl_clocks_init()
433 clk_prepare_enable(clks[IMX6SL_CLK_USBPHY1_GATE]); imx6sl_clocks_init()

Completed in 54 milliseconds