Searched refs:IMX6SL_CLK_PLL5 (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dimx6sl-clock.h164 #define IMX6SL_CLK_PLL5 151 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dimx6sl-clock.h164 #define IMX6SL_CLK_PLL5 151 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dimx6sl-clock.h164 #define IMX6SL_CLK_PLL5 151 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dimx6sl-clock.h164 #define IMX6SL_CLK_PLL5 151 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dimx6sl-clock.h164 #define IMX6SL_CLK_PLL5 151 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dimx6sl-clock.h164 #define IMX6SL_CLK_PLL5 151 macro
/linux-4.1.27/arch/arm/mach-imx/
H A Dclk-imx6sl.c219 clks[IMX6SL_CLK_PLL5] = imx_clk_pllv3(IMX_PLLV3_AV, "pll5", "pll5_bypass_src", base + 0xa0, 0x7f); imx6sl_clocks_init()
236 clk_set_parent(clks[IMX6SL_PLL5_BYPASS], clks[IMX6SL_CLK_PLL5]); imx6sl_clocks_init()

Completed in 88 milliseconds