Searched refs:IMX6QDL_PLL5_BYPASS (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dimx6qdl-clock.h247 #define IMX6QDL_PLL5_BYPASS 234 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dimx6qdl-clock.h247 #define IMX6QDL_PLL5_BYPASS 234 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dimx6qdl-clock.h247 #define IMX6QDL_PLL5_BYPASS 234 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dimx6qdl-clock.h247 #define IMX6QDL_PLL5_BYPASS 234 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dimx6qdl-clock.h247 #define IMX6QDL_PLL5_BYPASS 234 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dimx6qdl-clock.h247 #define IMX6QDL_PLL5_BYPASS 234 macro
/linux-4.1.27/arch/arm/mach-imx/
H A Dclk-imx6q.c172 clk[IMX6QDL_PLL5_BYPASS] = imx_clk_mux_flags("pll5_bypass", base + 0xa0, 16, 1, pll5_bypass_sels, ARRAY_SIZE(pll5_bypass_sels), CLK_SET_RATE_PARENT); imx6q_clocks_init()
181 clk_set_parent(clk[IMX6QDL_PLL5_BYPASS], clk[IMX6QDL_CLK_PLL5]); imx6q_clocks_init()

Completed in 80 milliseconds