Searched refs:IMX5_CLK_SPDIF0_GATE (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h195 #define IMX5_CLK_SPDIF0_GATE 183 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h195 #define IMX5_CLK_SPDIF0_GATE 183 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h195 #define IMX5_CLK_SPDIF0_GATE 183 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h195 #define IMX5_CLK_SPDIF0_GATE 183 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h195 #define IMX5_CLK_SPDIF0_GATE 183 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dimx5-clock.h195 #define IMX5_CLK_SPDIF0_GATE 183 macro
/linux-4.1.27/arch/arm/mach-imx/
H A Dclk-imx51-imx53.c287 clk[IMX5_CLK_SPDIF0_GATE] = imx_clk_gate2("spdif0_gate", "spdif0_com_sel", MXC_CCM_CCGR5, 26); mx5_clocks_common_init()

Completed in 85 milliseconds