Searched refs:IMX5_CLK_IPU_DI0_SEL (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h127 #define IMX5_CLK_IPU_DI0_SEL 115 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h127 #define IMX5_CLK_IPU_DI0_SEL 115 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h127 #define IMX5_CLK_IPU_DI0_SEL 115 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h127 #define IMX5_CLK_IPU_DI0_SEL 115 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h127 #define IMX5_CLK_IPU_DI0_SEL 115 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dimx5-clock.h127 #define IMX5_CLK_IPU_DI0_SEL 115 macro
/linux-4.1.27/arch/arm/mach-imx/
H A Dclk-imx51-imx53.c405 clk[IMX5_CLK_IPU_DI0_SEL] = imx_clk_mux("ipu_di0_sel", MXC_CCM_CSCMR2, 26, 3, mx51_clocks_init()
509 clk[IMX5_CLK_IPU_DI0_SEL] = imx_clk_mux("ipu_di0_sel", MXC_CCM_CSCMR2, 26, 3, mx53_clocks_init()

Completed in 76 milliseconds