Searched refs:IMX5_CLK_ESDHC4_PER_GATE (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h86 #define IMX5_CLK_ESDHC4_PER_GATE 74 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h86 #define IMX5_CLK_ESDHC4_PER_GATE 74 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h86 #define IMX5_CLK_ESDHC4_PER_GATE 74 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h86 #define IMX5_CLK_ESDHC4_PER_GATE 74 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h86 #define IMX5_CLK_ESDHC4_PER_GATE 74 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dimx5-clock.h86 #define IMX5_CLK_ESDHC4_PER_GATE 74 macro
/linux-4.1.27/arch/arm/mach-imx/
H A Dclk-imx51-imx53.c346 clk[IMX5_CLK_ESDHC4_PER_GATE] = imx_clk_gate2("esdhc4_per_gate", "esdhc_d_sel", MXC_CCM_CCGR3, 14); mx50_clocks_init()
418 clk[IMX5_CLK_ESDHC4_PER_GATE] = imx_clk_gate2("esdhc4_per_gate", "esdhc_d_sel", MXC_CCM_CCGR3, 14); mx51_clocks_init()
520 clk[IMX5_CLK_ESDHC4_PER_GATE] = imx_clk_gate2("esdhc4_per_gate", "esdhc_d_sel", MXC_CCM_CCGR3, 14); mx53_clocks_init()

Completed in 80 milliseconds