Searched refs:IMX5_CLK_ESDHC2_PER_GATE (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.1.27/arch/arm/mach-imx/
H A Dclk-imx51-imx53.c344 clk[IMX5_CLK_ESDHC2_PER_GATE] = imx_clk_gate2("esdhc2_per_gate", "esdhc_c_sel", MXC_CCM_CCGR3, 6); mx50_clocks_init()
416 clk[IMX5_CLK_ESDHC2_PER_GATE] = imx_clk_gate2("esdhc2_per_gate", "esdhc_b_podf", MXC_CCM_CCGR3, 6); mx51_clocks_init()
518 clk[IMX5_CLK_ESDHC2_PER_GATE] = imx_clk_gate2("esdhc2_per_gate", "esdhc_c_sel", MXC_CCM_CCGR3, 6); mx53_clocks_init()

Completed in 99 milliseconds