Searched refs:GSBI3_RESET (Results 1 - 21 of 21) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h82 #define GSBI3_RESET 65 macro
H A Dqcom,gcc-msm8660.h94 #define GSBI3_RESET 77 macro
H A Dqcom,gcc-msm8960.h89 #define GSBI3_RESET 72 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h82 #define GSBI3_RESET 65 macro
H A Dqcom,gcc-msm8660.h94 #define GSBI3_RESET 77 macro
H A Dqcom,gcc-msm8960.h89 #define GSBI3_RESET 72 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h82 #define GSBI3_RESET 65 macro
H A Dqcom,gcc-msm8660.h94 #define GSBI3_RESET 77 macro
H A Dqcom,gcc-msm8960.h89 #define GSBI3_RESET 72 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h82 #define GSBI3_RESET 65 macro
H A Dqcom,gcc-msm8660.h94 #define GSBI3_RESET 77 macro
H A Dqcom,gcc-msm8960.h89 #define GSBI3_RESET 72 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h82 #define GSBI3_RESET 65 macro
H A Dqcom,gcc-msm8660.h94 #define GSBI3_RESET 77 macro
H A Dqcom,gcc-msm8960.h89 #define GSBI3_RESET 72 macro
/linux-4.1.27/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h82 #define GSBI3_RESET 65 macro
H A Dqcom,gcc-msm8660.h94 #define GSBI3_RESET 77 macro
H A Dqcom,gcc-msm8960.h89 #define GSBI3_RESET 72 macro
/linux-4.1.27/drivers/clk/qcom/
H A Dgcc-msm8960.c3232 [GSBI3_RESET] = { 0x2a1c },
3438 [GSBI3_RESET] = { 0x2a1c },
H A Dgcc-ipq806x.c2378 [GSBI3_RESET] = { 0x2a1c, 0 },
H A Dgcc-msm8660.c2658 [GSBI3_RESET] = { 0x2a1c },

Completed in 120 milliseconds