Searched refs:GSBI1_RESET (Results 1 - 21 of 21) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h80 #define GSBI1_RESET 63 macro
H A Dqcom,gcc-msm8660.h92 #define GSBI1_RESET 75 macro
H A Dqcom,gcc-msm8960.h87 #define GSBI1_RESET 70 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h80 #define GSBI1_RESET 63 macro
H A Dqcom,gcc-msm8660.h92 #define GSBI1_RESET 75 macro
H A Dqcom,gcc-msm8960.h87 #define GSBI1_RESET 70 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h80 #define GSBI1_RESET 63 macro
H A Dqcom,gcc-msm8660.h92 #define GSBI1_RESET 75 macro
H A Dqcom,gcc-msm8960.h87 #define GSBI1_RESET 70 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h80 #define GSBI1_RESET 63 macro
H A Dqcom,gcc-msm8660.h92 #define GSBI1_RESET 75 macro
H A Dqcom,gcc-msm8960.h87 #define GSBI1_RESET 70 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h80 #define GSBI1_RESET 63 macro
H A Dqcom,gcc-msm8660.h92 #define GSBI1_RESET 75 macro
H A Dqcom,gcc-msm8960.h87 #define GSBI1_RESET 70 macro
/linux-4.1.27/include/dt-bindings/reset/
H A Dqcom,gcc-ipq806x.h80 #define GSBI1_RESET 63 macro
H A Dqcom,gcc-msm8660.h92 #define GSBI1_RESET 75 macro
H A Dqcom,gcc-msm8960.h87 #define GSBI1_RESET 70 macro
/linux-4.1.27/drivers/clk/qcom/
H A Dgcc-msm8960.c3230 [GSBI1_RESET] = { 0x29dc },
3436 [GSBI1_RESET] = { 0x29dc },
H A Dgcc-ipq806x.c2376 [GSBI1_RESET] = { 0x29dc, 0 },
H A Dgcc-msm8660.c2656 [GSBI1_RESET] = { 0x29dc },

Completed in 205 milliseconds