Home
last modified time | relevance | path

Searched refs:DMA11_IRQ_STATUS (Results 1 – 12 of 12) sorted by relevance

/linux-4.1.27/arch/blackfin/mach-bf518/include/mach/
DdefBF512.h384 #define DMA11_IRQ_STATUS 0xFFC00EE8 /* DMA Channel 11 Interrupt/Status Register */ macro
DcdefBF512.h696 #define bfin_read_DMA11_IRQ_STATUS() bfin_read16(DMA11_IRQ_STATUS)
697 #define bfin_write_DMA11_IRQ_STATUS(val) bfin_write16(DMA11_IRQ_STATUS, val)
/linux-4.1.27/arch/blackfin/mach-bf527/include/mach/
DdefBF522.h384 #define DMA11_IRQ_STATUS 0xFFC00EE8 /* DMA Channel 11 Interrupt/Status Register */ macro
DcdefBF522.h713 #define bfin_read_DMA11_IRQ_STATUS() bfin_read16(DMA11_IRQ_STATUS)
714 #define bfin_write_DMA11_IRQ_STATUS(val) bfin_write16(DMA11_IRQ_STATUS, val)
/linux-4.1.27/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h360 #define DMA11_IRQ_STATUS 0xFFC00EE8 /* DMA Channel 11 Interrupt/Status Register … macro
DcdefBF534.h675 #define bfin_read_DMA11_IRQ_STATUS() bfin_read16(DMA11_IRQ_STATUS)
676 #define bfin_write_DMA11_IRQ_STATUS(val) bfin_write16(DMA11_IRQ_STATUS,val)
/linux-4.1.27/arch/blackfin/mach-bf538/include/mach/
DdefBF538.h489 #define DMA11_IRQ_STATUS 0xFFC01CE8 /* DMA Channel 11 Interrupt/Status Register */ macro
DcdefBF538.h794 #define bfin_read_DMA11_IRQ_STATUS() bfin_read16(DMA11_IRQ_STATUS)
795 #define bfin_write_DMA11_IRQ_STATUS(val) bfin_write16(DMA11_IRQ_STATUS, val)
/linux-4.1.27/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h392 #define DMA11_IRQ_STATUS 0xffc00ee8 /* DMA Channel 11 Interrupt/Status Register … macro
DcdefBF54x_base.h646 #define bfin_read_DMA11_IRQ_STATUS() bfin_read16(DMA11_IRQ_STATUS)
647 #define bfin_write_DMA11_IRQ_STATUS(val) bfin_write16(DMA11_IRQ_STATUS, val)
/linux-4.1.27/arch/blackfin/mach-bf609/include/mach/
DdefBF60x_base.h1761 #define DMA11_IRQ_STATUS 0xFFC050B0 /* DMA11 Status Register */ macro
DcdefBF60x_base.h754 #define bfin_read_DMA11_IRQ_STATUS() bfin_read32(DMA11_IRQ_STATUS)
755 #define bfin_write_DMA11_IRQ_STATUS(val) bfin_write32(DMA11_IRQ_STATUS, val)