Home
last modified time | relevance | path

Searched refs:DMA10_IRQ_STATUS (Results 1 – 12 of 12) sorted by relevance

/linux-4.1.27/arch/blackfin/mach-bf518/include/mach/
DdefBF512.h370 #define DMA10_IRQ_STATUS 0xFFC00EA8 /* DMA Channel 10 Interrupt/Status Register */ macro
DcdefBF512.h669 #define bfin_read_DMA10_IRQ_STATUS() bfin_read16(DMA10_IRQ_STATUS)
670 #define bfin_write_DMA10_IRQ_STATUS(val) bfin_write16(DMA10_IRQ_STATUS, val)
/linux-4.1.27/arch/blackfin/mach-bf527/include/mach/
DdefBF522.h370 #define DMA10_IRQ_STATUS 0xFFC00EA8 /* DMA Channel 10 Interrupt/Status Register */ macro
DcdefBF522.h686 #define bfin_read_DMA10_IRQ_STATUS() bfin_read16(DMA10_IRQ_STATUS)
687 #define bfin_write_DMA10_IRQ_STATUS(val) bfin_write16(DMA10_IRQ_STATUS, val)
/linux-4.1.27/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h346 #define DMA10_IRQ_STATUS 0xFFC00EA8 /* DMA Channel 10 Interrupt/Status Register … macro
DcdefBF534.h648 #define bfin_read_DMA10_IRQ_STATUS() bfin_read16(DMA10_IRQ_STATUS)
649 #define bfin_write_DMA10_IRQ_STATUS(val) bfin_write16(DMA10_IRQ_STATUS,val)
/linux-4.1.27/arch/blackfin/mach-bf538/include/mach/
DdefBF538.h475 #define DMA10_IRQ_STATUS 0xFFC01CA8 /* DMA Channel 10 Interrupt/Status Register */ macro
DcdefBF538.h768 #define bfin_read_DMA10_IRQ_STATUS() bfin_read16(DMA10_IRQ_STATUS)
769 #define bfin_write_DMA10_IRQ_STATUS(val) bfin_write16(DMA10_IRQ_STATUS, val)
/linux-4.1.27/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h376 #define DMA10_IRQ_STATUS 0xffc00ea8 /* DMA Channel 10 Interrupt/Status Register … macro
DcdefBF54x_base.h617 #define bfin_read_DMA10_IRQ_STATUS() bfin_read16(DMA10_IRQ_STATUS)
618 #define bfin_write_DMA10_IRQ_STATUS(val) bfin_write16(DMA10_IRQ_STATUS, val)
/linux-4.1.27/arch/blackfin/mach-bf609/include/mach/
DdefBF60x_base.h1740 #define DMA10_IRQ_STATUS 0xFFC05030 /* DMA10 Status Register */ macro
DcdefBF60x_base.h717 #define bfin_read_DMA10_IRQ_STATUS() bfin_read32(DMA10_IRQ_STATUS)
718 #define bfin_write_DMA10_IRQ_STATUS(val) bfin_write32(DMA10_IRQ_STATUS, val)