Home
last modified time | relevance | path

Searched refs:ChlWidth (Results 1 – 7 of 7) sorted by relevance

/linux-4.1.27/drivers/staging/rtl8192u/ieee80211/
Drtl819x_HTProc.c140 …IEEE80211_DEBUG(IEEE80211_DL_HT, "\tSupported Channel Width = %s\n", (pCapELE->ChlWidth)?"20MHz":… in HTDebugHTCapability()
233 else if(((PHT_CAPABILITY_ELE)(pHTInfo->PeerHTCapBuf))->ChlWidth) // ap support 40 bw in IsHTHalfNmode40Bandwidth()
573 pCapELE->ChlWidth = 0; in HTConstructCapabilityElement()
577 pCapELE->ChlWidth = (pHT->bRegBW40MHz?1:0); in HTConstructCapabilityElement()
598 …DL_HT, "TX HT cap/info ele BW=%d MaxAMSDUSize:%d DssCCk:%d\n", pCapELE->ChlWidth, pCapELE->MaxAMSD… in HTConstructCapabilityElement()
977 …HTSetConnectBwMode(ieee, (HT_CHANNEL_WIDTH)(pPeerHTCap->ChlWidth), (HT_EXTCHNL_OFFSET)(pPeerHTInfo… in HTOnAssocRsp()
Drtl819x_HT.h148 u8 ChlWidth:1; member
Dieee80211_wx.c157 is40M = (ht_cap->ChlWidth)?1:0; in rtl819x_translate_scan()
158 isShortGI = (ht_cap->ChlWidth)? in rtl819x_translate_scan()
/linux-4.1.27/drivers/staging/rtl8192e/
Drtl819x_HTProc.c313 pCapELE->ChlWidth = 0; in HTConstructCapabilityElement()
315 pCapELE->ChlWidth = (pHT->bRegBW40MHz ? 1 : 0); in HTConstructCapabilityElement()
333 pCapELE->ChlWidth, pCapELE->MaxAMSDUSize, pCapELE->DssCCk); in HTConstructCapabilityElement()
363 pCapELE->ChlWidth = 0; in HTConstructCapabilityElement()
560 HTSetConnectBwMode(ieee, (enum ht_channel_width)(pPeerHTCap->ChlWidth), in HTOnAssocRsp()
Drtl819x_HT.h104 u8 ChlWidth:1; member
Drtllib_wx.c166 is40M = (ht_cap->ChlWidth) ? 1 : 0; in rtl819x_translate_scan()
167 isShortGI = (ht_cap->ChlWidth) ? in rtl819x_translate_scan()
Drtllib_rx.c2117 (network->bssht.bdHTCapBuf))->ChlWidth); in rtllib_parse_info_param()